summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSolomon Peachy <pizza@shaftnet.org>2020-09-02 13:31:55 -0400
committerSolomon Peachy <pizza@shaftnet.org>2020-09-02 13:39:05 -0400
commit546212a977270c3a8e8b8c0e2b5fd30ed612ddc5 (patch)
treeee7b517f756a38bfe525f4535a0345bd8d2e749f
parentf913829d06f706e0f7df3b791835edd41fc487c4 (diff)
downloadrockbox-546212a.tar.gz
rockbox-546212a.tar.bz2
rockbox-546212a.zip
jz4760: Dial down PIXCLK as low as possible
We don't use it on the X3. Should we ever get another jz4760 target we can revisit this. Change-Id: I591d02c7e47b35424b3c96b776b31a38e3c8ceee
-rw-r--r--firmware/target/mips/ingenic_jz47xx/system-jz4760.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/firmware/target/mips/ingenic_jz47xx/system-jz4760.c b/firmware/target/mips/ingenic_jz47xx/system-jz4760.c
index a8e40e4e31..ff87e5ad9e 100644
--- a/firmware/target/mips/ingenic_jz47xx/system-jz4760.c
+++ b/firmware/target/mips/ingenic_jz47xx/system-jz4760.c
@@ -503,6 +503,9 @@ static void pll0_init(unsigned int freq)
/* Init MSC clock; shoot for 48MHz base clock. */
REG_CPM_MSCCDR = MSCCDR_MCS | ((freq / 48000000) - 1);
+ /* Clock LCD clock as low as possible here */
+ __cpm_set_pixdiv(2048 -1);
+
/* init PLL */
REG_CPM_CPCCR = cfcr;
REG_CPM_CPPCR0 = plcr1;