path: root/firmware/export
diff options
authorSolomon Peachy <>2020-08-06 22:17:23 -0400
committerSolomon Peachy <>2020-08-07 03:44:01 +0000
commite0bb30a1bdf977765d1e891c1bc32bed3fa7c36e (patch)
tree8e34e32bb4c34bc68e11cabcf35922ade9b60db0 /firmware/export
parentf554c7873428018b482e57c6ba9c96e0e67d320c (diff)
xduoox3: Set PLL0 to 480MHz, not 492.
PLL0 Needs to be a multiple of 48MHz for sane USB operation! (Indeed, "typical" clock for this part is 528, but that seems a waste of power) Also fixes a minor bugaboo in the jz4670 usb divisor calculation that won't matter until we enable reclocking Change-Id: I40b1fd1ae48871e50885981ccc8b01feb711b9a5
Diffstat (limited to 'firmware/export')
1 files changed, 1 insertions, 1 deletions
diff --git a/firmware/export/config/xduoox3.h b/firmware/export/config/xduoox3.h
index 7efeaf3b2f..cb825737ba 100644
--- a/firmware/export/config/xduoox3.h
+++ b/firmware/export/config/xduoox3.h
@@ -148,7 +148,7 @@
#define CONFIG_CPU JZ4760B
/* Define this to the CPU frequency */
-#define CPU_FREQ 492000000 /* CPU clock: 492 MHz */
+#define CPU_FREQ 480000000 /* CPU clock: 480 MHz -- Keep a multiple of 48MHz! */
/* Define this if you want to use the JZ47XX i2c interface */
#define CONFIG_I2C I2C_JZ47XX