summaryrefslogtreecommitdiffstats
path: root/firmware
diff options
context:
space:
mode:
authorAmaury Pouly <pamaury@rockbox.org>2010-05-19 08:33:50 +0000
committerAmaury Pouly <pamaury@rockbox.org>2010-05-19 08:33:50 +0000
commitcc61f0391524ec6a71cf740b65c50f3d3ee934dd (patch)
treeece2621dcde5bc13bb0896dd6b89f6058d921fa4 /firmware
parent3356effcdf024a0bdc57c0e00e2d325774e8b3b3 (diff)
downloadrockbox-cc61f0391524ec6a71cf740b65c50f3d3ee934dd.tar.gz
rockbox-cc61f0391524ec6a71cf740b65c50f3d3ee934dd.tar.bz2
rockbox-cc61f0391524ec6a71cf740b65c50f3d3ee934dd.zip
as3525v2: add partial usb init code
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@26157 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware')
-rw-r--r--firmware/target/arm/as3525/usb-drv-as3525v2.c185
-rw-r--r--firmware/target/arm/as3525/usb-drv-as3525v2.h109
2 files changed, 282 insertions, 12 deletions
diff --git a/firmware/target/arm/as3525/usb-drv-as3525v2.c b/firmware/target/arm/as3525/usb-drv-as3525v2.c
index 83a5701a11..369a838c65 100644
--- a/firmware/target/arm/as3525/usb-drv-as3525v2.c
+++ b/firmware/target/arm/as3525/usb-drv-as3525v2.c
@@ -48,6 +48,9 @@ struct usb_endpoint
static struct usb_endpoint endpoints[USB_NUM_ENDPOINTS*2];
#endif
+static unsigned int usb_num_in_ep = 0;
+static unsigned int usb_num_out_ep = 0;
+
void usb_attach(void)
{
usb_enable(true);
@@ -102,6 +105,51 @@ static void as3525v2_connect(void)
usb_delay();
}
+static void usb_enable_common_interrupts(void)
+{
+ /* Clear any pending otg interrupt */
+ USB_GOTGINT = 0xffffffff;
+ /* Clear any pending interrupt */
+ USB_GINTSTS = 0Xffffffff;
+ /* Enable interrupts */
+ USB_GINTMSK |= USB_GINTMSK_modemismatch |
+ USB_GINTMSK_otgintr |
+ USB_GINTMSK_rxstsqlvl | /* for dma */
+ USB_GINTMSK_conidstschng |
+ USB_GINTMSK_wkupintr |
+ USB_GINTMSK_disconnect |
+ USB_GINTMSK_usbsuspend |
+ USB_GINTMSK_sessreqintr;
+}
+
+static void usb_flush_tx_fifos(int nums)
+{
+ unsigned int i = 0;
+
+ USB_GRSTCTL = (USB_GRSTCTL & (~USB_GRSTCTL_txfnum_bits))
+ | (nums << USB_GRSTCTL_txfnum_bit_pos)
+ | USB_GRSTCTL_txfflsh_flush;
+ while(USB_GRSTCTL & USB_GRSTCTL_txfflsh_flush && i < 0x300)
+ i++;
+ if(USB_GRSTCTL & USB_GRSTCTL_txfflsh_flush)
+ panicf("usb: hang of flush tx fifos (%x)", nums);
+ /* wait 3 phy clocks */
+ sleep(1);
+}
+
+static void usb_flush_rx_fifo(void)
+{
+ unsigned int i = 0;
+
+ USB_GRSTCTL |= USB_GRSTCTL_rxfflsh_flush;
+ while(USB_GRSTCTL & USB_GRSTCTL_rxfflsh_flush && i < 0x300)
+ i++;
+ if(USB_GRSTCTL & USB_GRSTCTL_rxfflsh_flush)
+ panicf("usb: hang of flush rx fifo");
+ /* wait 3 phy clocks */
+ sleep(1);
+}
+
static void core_reset(void)
{
unsigned int i = 0;
@@ -118,26 +166,137 @@ static void core_reset(void)
i++;
if(USB_GRSTCTL & USB_GRSTCTL_csftrst)
- {
- logf("oops, usb core soft reset hang :(");
- }
+ panicf("oops, usb core soft reset hang :(");
/* Wait for 3 PHY Clocks */
/*mdelay(100);*/
sleep(1);
- logf("%ld endpoints", USB_GHWCFG2_NUM_EP);
- for(i = 0; i < USB_GHWCFG2_NUM_EP; i++)
- logf(" EP%d: IN=%ld OUT=%ld", i, USB_GHWCFG1_IN_EP(i), USB_GHWCFG1_OUT_EP(i));
+ /* Check hardware capabilityies */
+ if(USB_GHWCFG2_ARCH != USB_INT_DMA_ARCH)
+ panicf("usb: wrong architecture (%ld)", USB_GHWCFG2_ARCH);
+ if(USB_GHWCFG2_HS_PHY_TYPE != USB_PHY_TYPE_UTMI)
+ panicf("usb: wrong HS phy type (%ld)", USB_GHWCFG2_HS_PHY_TYPE);
+ if(USB_GHWCFG2_FS_PHY_TYPE != USB_PHY_TYPE_UNSUPPORTED)
+ panicf("usb: wrong FS phy type (%ld)", USB_GHWCFG2_FS_PHY_TYPE);
+ if(USB_GHWCFG2_DYN_FIFO != 1)
+ panicf("usb: no dynamic fifo");
+ if(USB_GHWCFG4_UTMI_PHY_DATA_WIDTH != 0x2)
+ panicf("usb: wrong utmi data width (%ld)", USB_GHWCFG4_UTMI_PHY_DATA_WIDTH);
+ if(USB_GHWCFG4_DED_FIFO_EN != 1) /* it seems to be multiple tx fifo support */
+ panicf("usb: no multiple tx fifo");
+
logf("hwcfg1: %08lx", USB_GHWCFG1);
logf("hwcfg2: %08lx", USB_GHWCFG2);
logf("hwcfg3: %08lx", USB_GHWCFG3);
logf("hwcfg4: %08lx", USB_GHWCFG4);
- logf("%ld in ep", USB_GHWCFG4_NUM_IN_EP);
- logf("tot fifo sz: %ld", USB_GHWCFG3_DFIFO_LEN);
- logf("rx fifo sz: %ld", USB_GRXFSIZ);
- logf("tx fifo sz: %ld", USB_GNPTXFSIZ >> 16); /* there is no perio ep so print only non-perio */
+ logf("%ld endpoints", USB_GHWCFG2_NUM_EP);
+ usb_num_in_ep = 0;
+ usb_num_out_ep = 0;
+ for(i = 0; i < USB_GHWCFG2_NUM_EP; i++)
+ {
+ if(USB_GHWCFG1_IN_EP(i))
+ usb_num_in_ep++;
+ if(USB_GHWCFG1_OUT_EP(i))
+ usb_num_out_ep++;
+ logf(" EP%d: IN=%ld OUT=%ld", i, USB_GHWCFG1_IN_EP(i), USB_GHWCFG1_OUT_EP(i));
+ }
+
+ if(usb_num_in_ep != USB_GHWCFG4_NUM_IN_EP)
+ panicf("usb: num in ep mismatch(%d,%lu)", usb_num_in_ep, USB_GHWCFG4_NUM_IN_EP);
+
+ logf("%d in ep, %d out ep", usb_num_in_ep, usb_num_out_ep);
+ logf("initial:");
+ logf(" tot fifo sz: %ld", USB_GHWCFG3_DFIFO_LEN);
+ logf(" rx fifo sz: %ld", USB_GRXFSIZ);
+ logf(" tx fifo sz: %ld", USB_GET_FIFOSIZE_DEPTH(USB_GNPTXFSIZ)); /* there is no perio ep so print only non-perio */
+ for(i = 1; i <= USB_GHWCFG4_NUM_IN_EP; i++)
+ {
+ logf(" dieptx fifo sd (%2u): %ld", i, USB_GET_FIFOSIZE_DEPTH(USB_DIEPTXFSIZ(i)));
+ }
+
+ /* Setup FIFOs */
+ /* Organize FIFO as follow (unsure):
+ * 0 -> rxfsize : RX fifo
+ * rxfsize -> rxfsize + nptxfsize : TX fifo for first IN ep
+ * rxfsize + nptxfsize -> rxfsize + 2 * nptxfsize : TX fifo for second IN ep
+ * rxfsize + 2 * nptxfsize -> rxfsize + 3 * nptxfsize : TX fifo for third IN ep
+ * ...
+ */
+
+ unsigned short adr = USB_GRXFSIZ;
+ unsigned short depth = USB_GET_FIFOSIZE_DEPTH(USB_GNPTXFSIZ);
+ USB_GNPTXFSIZ = USB_MAKE_FIFOSIZE_DATA(adr, depth);
+ adr += depth;
+
+ for(i = 1; i <= USB_GHWCFG4_NUM_IN_EP; i++)
+ {
+ depth = USB_GET_FIFOSIZE_DEPTH(USB_DIEPTXFSIZ(i));
+ USB_DIEPTXFSIZ(i) = USB_MAKE_FIFOSIZE_DATA(adr, depth);
+ adr += depth;
+ }
+
+ logf("used:");
+ logf(" rx fifo: [%04x,+%4lx]", 0, USB_GRXFSIZ);
+ logf(" nptx fifo: [%04lx,+%4lx]", USB_GET_FIFOSIZE_START_ADR(USB_GNPTXFSIZ),
+ USB_GET_FIFOSIZE_DEPTH(USB_GNPTXFSIZ));
+ for(i = 1; i <= USB_GHWCFG4_NUM_IN_EP; i++)
+ {
+ logf(" dieptx fifo(%2u): [%04lx,+%4lx]", i,
+ USB_GET_FIFOSIZE_START_ADR(USB_DIEPTXFSIZ(i)),
+ USB_GET_FIFOSIZE_DEPTH(USB_DIEPTXFSIZ(i)));
+ }
+
+ /* flush the fifos */
+ usb_flush_tx_fifos(0x10); /* flush all */
+ usb_flush_rx_fifo();
+
+ /* flush learning queue */
+ USB_GRSTCTL |= USB_GRSTCTL_intknqflsh;
+
+ /* Clear all pending device interrupts */
+ USB_DIEPMSK = 0;
+ USB_DOEPMSK = 0;
+ USB_DAINT = 0xffffffff;
+ USB_DAINTMSK = 0;
+
+ for(i = 0; i <= usb_num_in_ep; i++)
+ {
+ /* disable endpoint if enabled */
+ if(USB_DIEPCTL(i) & USB_DEPCTL_epena)
+ USB_DIEPCTL(i) = USB_DEPCTL_epdis | USB_DEPCTL_snak;
+ else
+ USB_DIEPCTL(i) = 0;
+
+ USB_DIEPTSIZ(i) = 0;
+ USB_DIEPDMA(i) = 0;
+ USB_DIEPINT(i) = 0xff;
+ }
+
+ for(i = 0; i <= usb_num_out_ep; i++)
+ {
+ /* disable endpoint if enabled */
+ if(USB_DOEPCTL(i) & USB_DEPCTL_epena)
+ USB_DOEPCTL(i) = USB_DEPCTL_epdis | USB_DEPCTL_snak;
+ else
+ USB_DOEPCTL(i) = 0;
+
+ USB_DOEPTSIZ(i) = 0;
+ USB_DOEPDMA(i) = 0;
+ USB_DOEPINT(i) = 0xff;
+ }
+}
+
+static void core_dev_init(void)
+{
+ /* Restart the phy clock */
+ USB_PCGCCTL = 0;
+ /* Set phy speed : high speed */
+ USB_DCFG = (USB_DCFG & (~USB_DCFG_devspd_bits)) | USB_DCFG_devspd_hs_phy_hs;
+ /* Set periodic frame interval */
+ USB_DCFG = (USB_DCFG & (~USB_DCFG_perfrint_bits)) | (USB_DCFG_FRAME_INTERVAL_80 << USB_DCFG_perfrint_bit_pos);
+ /* Configure data fifo size */
}
static void core_init(void)
@@ -169,6 +328,12 @@ static void core_init(void)
USB_GAHBCFG |= USB_GAHBCFG_dma_enable;
/* Disable HNP and SRP, not sure it's useful because we already forced dev mode */
USB_GUSBCFG &= ~(USB_GUSBCFG_SRP_cap | USB_GUSBCFG_HNP_cap);
+
+ /* enable basic interrupts */
+ usb_enable_common_interrupts();
+
+ /* perform device model specific init */
+ core_dev_init();
}
void usb_drv_init(void)
diff --git a/firmware/target/arm/as3525/usb-drv-as3525v2.h b/firmware/target/arm/as3525/usb-drv-as3525v2.h
index 4abbdb7dc2..ce132ad7b5 100644
--- a/firmware/target/arm/as3525/usb-drv-as3525v2.h
+++ b/firmware/target/arm/as3525/usb-drv-as3525v2.h
@@ -50,19 +50,47 @@
#define USB_GHWCFG3 (*(volatile unsigned long *)(USB_BASE + 0x04C)) /** User HW Config3 Register */
#define USB_GHWCFG4 (*(volatile unsigned long *)(USB_BASE + 0x050)) /** User HW Config4 Register */
+/* 1<=ep<=15, don't use ep=0 !!! */
+/** Device IN Endpoint Transmit FIFO (ep) Size Register */
+#define USB_DIEPTXFSIZ(ep) (*(volatile unsigned long *)(USB_BASE + 0x100 + 4 * (ep)))
+
+#define USB_MAKE_FIFOSIZE_DATA(startadr, depth) \
+ (((startadr) & 0xffff) | ((depth) << 16))
+
+#define USB_GET_FIFOSIZE_DEPTH(data) \
+ ((data) >> 16)
+
+#define USB_GET_FIFOSIZE_START_ADR(data) \
+ ((data) & 0xffff)
+
#define USB_GRSTCTL_csftrst (1 << 0) /** Core soft reset */
#define USB_GRSTCTL_hsftrst (1 << 1) /** Hclk soft reset */
+#define USB_GRSTCTL_intknqflsh (1 << 3) /** In Token Sequence Learning Queue Flush */
+#define USB_GRSTCTL_txfnum_bit_pos 6 /** TxFIFO Number */
+#define USB_GRSTCTL_txfnum_bits (0x1f << 6)
+#define USB_GRSTCTL_txfflsh_flush (1 << 5) /** TxFIFO Flush */
+#define USB_GRSTCTL_rxfflsh_flush (1 << 4) /** RxFIFO Flush */
#define USB_GRSTCTL_ahbidle (1 << 31) /** AHB idle state*/
#define USB_GHWCFG1_IN_EP(ep) ((USB_GHWCFG1 >> ((ep) *2)) & 0x1) /** 1 if EP(ep) has in cap */
#define USB_GHWCFG1_OUT_EP(ep) ((USB_GHWCFG1 >> ((ep) *2 + 1)) & 0x1)/** 1 if EP(ep) has out cap */
+#define USB_GHWCFG2_ARCH ((USB_GHWCFG2 >> 3) & 0x3) /** Architecture */
+#define USB_GHWCFG2_HS_PHY_TYPE ((USB_GHWCFG2 >> 6) & 0x3) /** High speed PHY type */
+#define USB_GHWCFG2_FS_PHY_TYPE ((USB_GHWCFG2 >> 8) & 0x3) /** Full speed PHY type */
+#define USB_GHWCFG2_NUM_EP ((USB_GHWCFG2 >> 10) & 0xf) /** Number of endpoints */
+#define USB_GHWCFG2_DYN_FIFO ((USB_GHWCFG2 >> 19) & 0x1) /** Dynamic FIFO */
+
+#define USB_PHY_TYPE_UNSUPPORTED 0
+#define USB_PHY_TYPE_UTMI 1
+#define USB_INT_DMA_ARCH 2
+
#define USB_GHWCFG3_DFIFO_LEN (USB_GHWCFG3 >> 16) /** Total fifo size */
+#define USB_GHWCFG4_UTMI_PHY_DATA_WIDTH ((USB_GHWCFG4 >> 14) & 0x3)
+#define USB_GHWCFG4_DED_FIFO_EN ((USB_GHWCFG4 >> 25) & 0x1)
#define USB_GHWCFG4_NUM_IN_EP ((USB_GHWCFG4 >> 26) & 0xf) /** Number of IN endpoints */
-#define USB_GHWCFG2_NUM_EP ((USB_GHWCFG2 >> 10) & 0xf) /** Number of endpoints */
-
#define USB_GUSBCFG_ulpi_utmi_sel (1 << 4) /** select ulpi:1 or utmi:0 */
#define USB_GUSBCFG_phy_if (1 << 3) /** select utmi bus width ? */
#define USB_GUSBCFG_SRP_cap 0x100
@@ -72,6 +100,40 @@
#define USB_GAHBCFG_INT_DMA_BURST_INCR 1 /** note: the linux patch has several other value, this is one picked for internal dma */
#define USB_GAHBCFG_dma_enable (1 << 5)
+#define USB_GINTMSK_usb_rst 0x00001000 /*!< USB Reset Mask */
+#define USB_GINTMSK_EnumDone 0x00000200 /*!< Enumeration Done Mask */
+#define USB_GINTMSK_ErlySusp 0x00000400 /*!< Early Suspend Mask */
+#define USB_GINTMSK_USBSusp 0x00000800 /*!< USB Suspend Mask */
+#define USB_GINTMSK_SOF 0x00000008 /*!< Start of (micro)Frame Mask */
+#define USB_GINTMSK_NPTxFEmp 0x00000020 /*!< Non-periodic TxFIFO Empty Mask */
+
+#define USB_GINTMSK_wkupintr (1 << 31)
+#define USB_GINTMSK_sessreqintr (1 << 30)
+#define USB_GINTMSK_disconnect (1 << 29)
+#define USB_GINTMSK_conidstschng (1 << 28)
+#define USB_GINTMSK_ptxfempty (1 << 26)
+#define USB_GINTMSK_hcintr (1 << 25)
+#define USB_GINTMSK_portintr (1 << 24)
+#define USB_GINTMSK_incomplisoout (1 << 21)
+#define USB_GINTMSK_incomplisoin (1 << 20)
+#define USB_GINTMSK_outepintr (1 << 19)
+#define USB_GINTMSK_inepintr (1 << 18)
+#define USB_GINTMSK_epmismatch (1 << 17)
+#define USB_GINTMSK_eopframe (1 << 15)
+#define USB_GINTMSK_isooutdrop (1 << 14)
+#define USB_GINTMSK_enumdone (1 << 13)
+#define USB_GINTMSK_usbreset (1 << 12)
+#define USB_GINTMSK_usbsuspend (1 << 11)
+#define USB_GINTMSK_erlysuspend (1 << 10)
+#define USB_GINTMSK_i2cintr (1 << 9)
+#define USB_GINTMSK_goutnakeff (1 << 7)
+#define USB_GINTMSK_ginnakeff (1 << 6)
+#define USB_GINTMSK_nptxfempty (1 << 5)
+#define USB_GINTMSK_rxstsqlvl (1 << 4)
+#define USB_GINTMSK_sofintr (1 << 3)
+#define USB_GINTMSK_otgintr (1 << 2)
+#define USB_GINTMSK_modemismatch (1 << 1)
+
/**
* Device Registers Base Addresses
*/
@@ -86,6 +148,49 @@
#define USB_DTKNQR2 (*(volatile unsigned long *)(USB_DEVICE + 0x24)) /** Device IN Token Sequence Learning Queue Register 2 */
#define USB_DTKNQP (*(volatile unsigned long *)(USB_DEVICE + 0x28)) /** Device IN Token Queue Pop register */
+#define USB_DCFG_devspd_bits 0x3
+#define USB_DCFG_devspd_hs_phy_hs 0 /** High speed PHY running at high speed */
+#define USB_DCFG_devspd_hs_phy_fs 1 /** High speed PHY running at full speed */
+#define USB_DCFG_perfrint_bit_pos 11 /** Periodic Frame Interval */
+#define USB_DCFG_perfrint_bits (0x3 << USB_DCFG_perfrint_bit_pos)
+#define USB_DCFG_FRAME_INTERVAL_80 0
+#define USB_DCFG_FRAME_INTERVAL_85 1
+#define USB_DCFG_FRAME_INTERVAL_90 2
+#define USB_DCFG_FRAME_INTERVAL_95 3
+
+/* 0<=ep<=15, you can use ep=0 */
+/** Device IN Endpoint (ep) Control Register */
+#define USB_DIEPCTL(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x100 + (ep) * 0x20))
+/** Device IN Endpoint (ep) Interrupt Register */
+#define USB_DIEPINT(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x100 + (ep) * 0x20 + 0x8))
+/** Device IN Endpoint (ep) Transfer Size Register */
+#define USB_DIEPTSIZ(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x100 + (ep) * 0x20 + 0x10))
+/** Device IN Endpoint (ep) DMA Address Register */
+#define USB_DIEPDMA(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x100 + (ep) * 0x20 + 0x14))
+/** Device IN Endpoint (ep) Transmit FIFO Status Register */
+#define USB_DTXFSTS(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x100 + (ep) * 0x20 + 0x18))
+
+/** Device OUT Endpoint (ep) Control Register */
+#define USB_DOEPCTL(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x300 + (ep) * 0x20))
+/** Device OUT Endpoint (ep) Frame number Register */
+#define USB_DOEPFN(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x300 + (ep) * 0x20 + 0x4))
+/** Device Endpoint (ep) Interrupt Register */
+#define USB_DOEPINT(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x300 + (ep) * 0x20 + 0x8))
+/** Device OUT Endpoint (ep) Transfer Size Register */
+#define USB_DOEPTSIZ(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x300 + (ep) * 0x20 + 0x10))
+/** Device Endpoint (ep) DMA Address Register */
+#define USB_DOEPDMA(ep) (*(volatile unsigned long *)(USB_DEVICE + 0x300 + (ep) * 0x20 + 0x14))
+
#define USB_PCGCCTL (*(volatile unsigned long *)(USB_BASE + 0xE00)) /** Power and Clock Gating Control Register */
+#define USB_DEPCTL_epena (1 << 31) /** Endpoint enable */
+#define USB_DEPCTL_epdis (1 << 30) /** Endpoint disable */
+#define USB_DEPCTL_snak (1 << 27) /** Set NAK */
+#define USB_DEPCTL_cnak (1 << 28) /** Clear NAK */
+
+/**
+ * Parameters
+ */
+
+
#endif /* __USB_DRV_AS3525v2_H__ */