summaryrefslogtreecommitdiffstats
path: root/firmware/target/mips/ingenic_jz47xx/xduoo_x3/lcd-xduoo_x3.c
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/mips/ingenic_jz47xx/xduoo_x3/lcd-xduoo_x3.c')
-rw-r--r--firmware/target/mips/ingenic_jz47xx/xduoo_x3/lcd-xduoo_x3.c18
1 files changed, 14 insertions, 4 deletions
diff --git a/firmware/target/mips/ingenic_jz47xx/xduoo_x3/lcd-xduoo_x3.c b/firmware/target/mips/ingenic_jz47xx/xduoo_x3/lcd-xduoo_x3.c
index ce8840f9d2..d4ab26ea5f 100644
--- a/firmware/target/mips/ingenic_jz47xx/xduoo_x3/lcd-xduoo_x3.c
+++ b/firmware/target/mips/ingenic_jz47xx/xduoo_x3/lcd-xduoo_x3.c
@@ -97,10 +97,20 @@ static inline void bitdelay(void)
void lcd_hw_init(void)
{
- REG_GPIO_PXFUNC(2) = 0x000C73FC; /* D0-D7 RD DC CS RES WR */
- REG_GPIO_PXSELC(2) = 0x000C73FC;
- REG_GPIO_PXDIRS(2) = 0x000C73FC;
- REG_GPIO_PXDATS(2) = 0x000C73FC;
+ REG_GPIO_PXFUNC(2) = 0x000C73FC; /* D0-D7 RD DC CS RES WR -- GPIO/INTERRUPT */
+ REG_GPIO_PXSELC(2) = 0x000C73FC; /* GPIO */
+
+ REG_GPIO_PXPEC(2) = 0x000C73FC; /* ENABLE PULLUP*/
+
+ REG_GPIO_PXDIRS(2) = 0x000C73FC; /* OUTPUT */
+ REG_GPIO_PXDATS(2) = 0x000C73FC; /* D0-D7 RD DC CS RES WR -- SET BIT */
+
+ REG_GPIO_PXSLC(2) = 0x000C73FC; /* slew -- slow rate */
+
+ REG_GPIO_PXDS0C(2) = 0x000C73FC; /* Low pin drive strength */
+ REG_GPIO_PXDS1C(2) = 0x000C73FC;
+ REG_GPIO_PXDS2C(2) = 0x000C73FC;
+
__gpio_clear_pin(PIN_BL_EN);
__gpio_as_output(PIN_BL_EN);
__gpio_clear_pin(PIN_LCD_RES);