summaryrefslogtreecommitdiffstats
path: root/firmware/target/arm/imx233/lcdif-imx233.h
AgeCommit message (Collapse)AuthorFilesLines
2016-05-28imx233: generate register headers using headergen_v2 and update code for itAmaury Pouly1-2/+0
NOTE: this commit does not introduce any change, ideally even the binary should be almost the same. I checked the disassembly by hand and there are only a few differences here and there, mostly the compiler decides to compile very close expressions slightly differently. I tried to run the new code on several targets to make sure and saw no difference. The major syntax changes of the new headers are as follows: - BF_{WR,SET,CLR} are now superpowerful and allows to set several fileds at once: BF_WR(reg, field1(value1), field2(value2), ...) - BF_CS (use like BF_WR) does a write to reg_CLR and then reg_SET instead of RMW - there is no more need for macros like BF_{WR_,SET,CLR}_V, since one can simply BF_WR with field_V(name) - the old BF_SETV macro has no trivial equivalent and is replaced with its its equivalent for BF_WR(reg_SET, ...) I also rename the register headers: "regs/regs-x.h" -> "regs/x.h" to avoid the redundant "regs". Final note: the registers were generated using the following command: ./headergen_v2 -g imx -o ../../firmware/target/arm/imx233/regs/ desc/regs-stmp3{600,700,780}.xml Change-Id: I7485e8b4315a0929a8edb63e7fa1edcaa54b1edc
2014-03-08imx233: add lcdif underflow irq supportAmaury Pouly1-0/+2
Change-Id: Ie3fe223ff40abff38bb9b09f398eb5411fa0be4c
2013-09-26fuze+/zenxfi2: make sure pixclk is running before initialising lcdifAmaury Pouly1-0/+1
Change-Id: I50b2376d5f6dcf4dde994b533e0b946589a737e8
2013-06-17imx233: fix/improve lcdif for stmp3600 and stmp4700, fix driversAmaury Pouly1-8/+38
Factorise pin setup, rewrite PIO code, add support for lcdif irq, handle all the various differences between the stmps, drop yuv blitting code since it already exists in the common lcd drivers. Change-Id: Ifc40aed9b3b12f16611ce960602e46a5bc87ae53
2013-06-16imx233: rewrite lcdif using the new register headersAmaury Pouly1-58/+1
Change-Id: I94329a65a7c6a4127fa05b77b9a7a291f8a50013
2013-01-12imx233: enable underflow recovery in lcdif (needed for freq scale)Amaury Pouly1-0/+2
When chaging the cpu and memory frequency we need to disable the external memory interface (EMI) for a small time. This can underflow the dma and cause some breakage. Hopefully the SSP controller handles this gracefully by stopping the clock and the I2C probably handles this naturally because the clock can be streched anyway. However the LCDIF has a special setting for this which needs to be enable, otherwise it will send garbage to the LCD. No other block is known to suffer from this currently but this issue might have more unexpected consequences. Change-Id: Ide154cad87929f2bf6cc419ac1d2ff33e30eec66
2012-05-19imx233: add lcdif width defineAmaury Pouly1-0/+1
Change-Id: I7649dd15b938e2eb6a2e9d3709fa268def72498a
2011-12-13imx233: add comment about block resetAmaury Pouly1-1/+1
fuze+: reset the controller for all lcd types, should fix the "CRT effet" git-svn-id: svn://svn.rockbox.org/rockbox/trunk@31234 a1c6a512-1295-4272-9138-f99709370657
2011-05-01Sansa Fuze+: initial commit (bootloader only, LCD basically working)Amaury Pouly1-0/+100
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@29808 a1c6a512-1295-4272-9138-f99709370657