index
:
rockbox.git
master
v3.0
v3.1
v3.10
v3.11
v3.12
v3.13
v3.14
v3.15
v3.2
v3.3
v3.4
v3.5
v3.6
v3.7
v3.8
v3.9
The Rockbox source code.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
firmware
/
target
/
arm
/
mmu-arm.S
Age
Commit message (
Expand
)
Author
Files
Lines
2012-06-07
imx233: define HAVE_TEST_AND_CLEAN_CACHE
Amaury Pouly
1
-0
/
+1
2011-12-17
Commit to certain names for cache coherency APIs and discard the aliases.
Michael Sevakis
1
-20
/
+0
2011-12-17
Do some things to make -ffunction-sections work better.
Michael Sevakis
1
-9
/
+9
2011-07-23
imx233/fuze+: prepare target to enable MMU
Amaury Pouly
1
-0
/
+4
2011-01-02
New port: iPod Classic (also known as iPod 6G/6.5G/7G)
Michael Sparmann
1
-1
/
+2
2010-09-08
Rename cache coherency functions.
Thomas Martitz
1
-44
/
+63
2010-05-30
Update Samsung YP-S3 bootloader demo
Bertrik Sikken
1
-1
/
+1
2010-05-29
cpucache_invalidate: use bx reg instead of mov pc, reg to return
Rafaël Carré
1
-1
/
+1
2010-05-13
as3525: use DMA for recording
Rafaël Carré
1
-2
/
+0
2010-04-13
s5l870x : use mmu-arm.S
Rafaël Carré
1
-12
/
+26
2010-04-13
mmu-arm.S: comment out dump_dcache_range()
Rafaël Carré
1
-0
/
+2
2010-04-13
mmu-arm.S: disable MMU functions on CPUs which don't use them
Rafaël Carré
1
-12
/
+28
2010-04-13
mmu-arm.S: Use correct implementations on arm926ej-s CPUs
Rafaël Carré
1
-22
/
+41
2010-04-13
mmu-arm* : cpucache_invalidate() needs to be in IRAM for rolo
Rafaël Carré
1
-2
/
+2
2010-04-13
mmu-arm (v4/v5) : fix previous commit, clean/invalidate correctly the first s...
Rafaël Carré
1
-2
/
+2
2010-04-13
mmu-arm (v4/v5) : use one less instruction in invalidate_dcache/clean_dcache
Rafaël Carré
1
-13
/
+11
2009-10-18
Split ARMv6 code from mmu-arm.S
Rafaël Carré
1
-137
/
+2
2009-10-17
Fix S5L870x cache coherency functions. They were split into a different file,...
Michael Sparmann
1
-4
/
+0
2009-10-09
Added S5L870X cache coherency support
Michael Sparmann
1
-0
/
+5
2009-02-11
Refine the routines in mmu-arm.c and move them to mmu-arm.S since the code is...
Michael Sevakis
1
-0
/
+487