path: root/firmware/target
AgeCommit message (Collapse)AuthorFilesLines
27 hoursFiiO M3K: disable CPU frequency switchingHEADmasterAidan MacDonald1-20/+0
After conducting some simplistic tests, I found that the power usage did not appear to be affected by the CPU frequency. I tested by playing back a 44.1 KHz FLAC file on single track repeat, and measured current with the AXP173's battery discharge current ADC. The button and LCD backlights were set to always on. Headphones were unplugged and the volume was muted to eliminate any influence from the headphone amp. On average the current usage was between 78-81 mA at 1008 MHz, 252 MHz, and 112 MHz. If anything, 1008 MHz drew _less_ current than the lower frequencies, by about 1-3 mA. A possible explanation for this, assuming it's not just a bias of the test, is that the CPU idle state saves so much power that it's better to maximize the real time that the CPU spends idling. More systematic testing is needed to confirm this. Change-Id: I527473e8c4c12bc1e94f8d4e849fecc108022abe
27 hoursx1000: disable CPU idle stats by defaultAidan MacDonald4-0/+19
There's no point including this in normal builds: the stats are not used for anything, they are not really of interest to anyone except developers, and add a small overhead to the kernel tick. Change-Id: I1b4f67cc62d11d634a8cec279dca513dd10eea96
27 hoursFiiO M3K/X1000: Do system clock initialization in the SPLAidan MacDonald4-39/+45
Initializing the clocks in the SPL brings Rockbox in line with how the FiiO M3K's original SPL works. It's likely other X1000 devices do this too. There was a logic error in the previous setup: the code falsely assumed that DDR memory would always be running from MPLL, but it would be switched to APLL by the bootloader. Rockbox would then try to re-init APLL, albeit with the same parameters. Maybe this was the cause of the boot hang on some units. Change-Id: I64064585e491bbdf1e95fe9428c91a9314f2a917
27 hoursx1000: don't reset all GPIOs at bootAidan MacDonald1-12/+8
What we really want is to avoid any interrupts being generated before the drivers which handle them are properly initialized. Intead of trashing all GPIOs, search for the problem pins and fix them, leaving the others alone. This fixes the M3K's button light flickering on boot and should stop the M3K from entering a potentially confusing "dead" state where all the lights are off but the CPU is still on. Change-Id: I13a6da0f0950190396bff5d6e8c343c668e8fea1
27 hoursx1000: Redesign SPL, and allow it to flash the bootloaderAidan MacDonald5-0/+588
SPL is now designed so core X1000 code is in control of the boot, under the reasonable assumption that the device boots from flash. It should not be too hard to adapt to other X1000 ports. The biggest functional change is that the SPL can now read/write the flash, under the control of a host computer. The SPL relies on the boot ROM for USB communication, so the host has to execute the SPL multiple times following a protocol. Change-Id: I3ffaa00e4bf191e043c9df0e2e64d15193ff42c9
5 daysibasso: Found a reliable way to determine if SD card is present at startupSolomon Peachy1-1/+1
Change-Id: If02788a50e141cc2e5b1a6cde2df2a5ef5713e30
6 daysibasso: Default to assuming the external SD card is insertedSolomon Peachy1-1/+6
Detection at startup is proving to be unreliable. Even if card is not present at startup, upon insertion it will sort itself out properly. Change-Id: I9ee90b724c90c530a39264f698c200a48aa72b1d
6 daysibasso: Implement proper PIVOT_ROOT filesystem accessSolomon Peachy3-1/+61
Including direct use of the external SD card mount Known issue: If SD card is inserted at startup, it must be ejected and reinserted to be registered. Change-Id: I5f420160bda32135cbb088c1e8b04b6e3a73018e
8 daysibasso: Get rid of #include "settings.h" in the button codeSolomon Peachy1-3/+0
(It mucks with paths causing the input device open to fail) Change-Id: I1e8a63d09c229ed9bacbd599a7869e875df21fd2
9 dayspp: fix adc mistake where base 10 was used instead of base 16James Buren1-1/+1
Change-Id: I8562af8a11a22cd9edec149b2519ac0205d2b2dc
9 dayserosq: When mucking with the clickwheel, ensure we keep the screen awake!Solomon Peachy1-4/+29
Change-Id: I49d39f301f4b44c2477a657e2af964b97d73cf6b
9 daysxduoox3: Global volume_limit now applies to the line output as wellSolomon Peachy1-3/+6
The X3's line out is a bit hot, at ~4.3Vpp, so allow it to be backed off. (On my X3, backing it off to -6dB brings Vpp down to ~3.4V) Change-Id: Iea38ef1c6a1b183d0f8fb4eaf2bf9ed6b350a532
10 daysx1000: Trim unused cache functions from the SPL buildAidan MacDonald1-0/+9
Change-Id: Ib645d8ff10cfc672de8ac2debaa17d7dd50dfafb
10 dayserosq: Switch to 32-bit PCM output, and do volume scaling in driverSolomon Peachy1-1/+1
Should improve audio output quality, especially at lower volumes. Change-Id: I31c38f05fe4b554b092511f0fe7aaad9f346f6c5
10 daysalsa: Fix an #ifdef typo in 54fcb907c1Solomon Peachy1-1/+1
HAE_ALSA_32BIT -> HAVE_ALSA_32BIT Change-Id: Icf375d42f6b20e8393b6ffe6d23b3ac96abb571b
10 daysalsa: instead of per-target tests, use HAVE_ALSA_32BITSolomon Peachy2-26/+30
Affects all Sony NWZ (linux) and the fiio m3k linux targets. Change-Id: I2fcf121bd026103d2b72332a5a52cc2b5e93949f
12 daysx1000: Improve NAND driver APIamachronic4-52/+93
- Proper error codes are now returned from all functions. These codes will be used by a host-side flash tool for error reporting. - nand_erase_block() was replaced by nand_erase_bytes(). The caller can't know how big an eraseblock is with the current API, so next best thing is to verify the correct alignment inside the call and reject the erase if it isn't properly aligned. - Fixed typo in nandcmd_block_erase() which would cause an SFC error to be interpreted as success. Yikes. Change-Id: Id4ac9b44fa7fc2fcb81ff19ba730df78457c0383
12 daysx1000: place SPL's NAND bounce buffers in DRAMamachronic2-6/+22
This frees up 2 KiB in the SPL's memory map, leaving more room for code. Change-Id: I01bbe2ab2905b2773a8b76d8c53e9f3d55bd040f
12 daysRemove a duplicate constamachronic1-1/+1
Change-Id: I0e6f4d609eb03155de4cd16aa98cab25f54a6681
13 daysfiiom3k_linux: Enable HAVE_TOUCHPAD and add in missing bitsSolomon Peachy2-0/+16
Change-Id: I78fa5fdb3648adfaa40f6d5f3c255666a85e2761
2021-04-01gigabeats: Fix hang on startup caused by a stack overflowSolomon Peachy1-1/+1
headphone ADC thread stack was slightly too small. Bump it up a bit. (it was _perfectly_ sized for the prior older toolchain+optimization flags...) Change-Id: I2ca67c2b85c54f879892a31e281d7696f893389c
2021-04-01PP: More cache invalidation fixesSolomon Peachy1-4/+4
Take into account the size of the pointer in the loop termination condition. Change-Id: Ib4f7625ef143149a0d691a2109bad67aece6241c
2021-04-01PP: Use CURRENT_CORE instead of IF_COP_CORE(CPU)Solomon Peachy1-8/+8
Use of IF_COP_CORE was mistakenly introduced as part of 89acde6af2, effectively short-circuiting multiple tests resulting in the code paths always being executed, on both cores. Use the correct macro, so per-CPU paths are handled properly. Change-Id: Id346cf759fc1b06b7d56694d7af1f469caf785a4
2021-04-01H10 PP Crash -- FixedWilliam Wilgus1-25/+56
This appears to finally fix the issue turns out the status register we were writing was only for the CPU COP cache flush wiped out the CPU cache -- Added some defines to cut down on the magic numbers Added some comments explaining such Set the address to full 20 bit address 0x1FFFFF which is then left shifted 11 internally -- somewhere around 4GB? Link explains the cache status bits Change-Id: I57b7187c2f71a5b54ce145bf3a21ed492a8993cb
2021-03-28Add M3K native to the simulatorSolomon Peachy1-0/+8
Change-Id: If3e877d2df189e44076631fd571cf6aa70ce6ca8
2021-03-28New port: FiiO M3K on bare metalAidan MacDonald65-2/+13286
Change-Id: I7517e7d5459e129dcfc9465c6fbd708619888fbe
2021-03-27rk27xx: Take advantage of STORAGE_NEEDS_BOUNCE_BUFFERSolomon Peachy2-0/+10
(And get rid of its custom realignment code) Change-Id: Iff27d717b870d3db239310421776744ea6863373
2021-03-27Use STORAGE_NEEDS_BOUNCE_BUFFER instead of STORAGE_NEEDS_ALIGNSolomon Peachy1-0/+1
Enable its use in the jz47xx MIPS targets. (accidently committed g#3249 before making these changes) Change-Id: I1791946f632901f0c7a94b04b009671aa0d71717
2021-03-27xduoox3ii: Wrap the remote key detection in USE_REMOTESolomon Peachy1-1/+3
Makes it straightforward to disable for debugging or defective hardware Change-Id: Ie72786f6e9eabf396a05ef8a02e422c34c97691a
2021-03-25build: Get rid of suplerflous '-Os' references in linker callsSolomon Peachy7-12/+12
We should be using global optimization flags, and -Os is already our default. Change-Id: Iaba511b2b4fa2ee0f1eb1ad28024be954f4c5f03
2021-03-10xduoo_x3ii: Improvements in the meymappings!Solomon Peachy3-12/+45
* PREV/NEXT now swapped so they do what is expected in most contexts * List and setting context retains prior behavior * Enable the ADC that reads the headset remote and map the keys. * As ADC-based remote "events" arrive as press/release pairs, delay the button release. Change-Id: I22d4eac3bfe1573b50eca795cf377bdafdeb5336
2021-03-10fiiom3klinux: Fix a build warning.Solomon Peachy1-0/+3
Change-Id: I1355c87d17376422d54b259db2078ea5f886bedb
2021-03-10hosted: Consolidate the code that polls the battery charging statusSolomon Peachy14-187/+62
affects all hiby targets, fiiom3k, and ibasso dx50/dx90 As well as deduplicating a small pile of code, this also implements hysteresis so we're not doing a sysfs read/lookup multiple times back-to-back every time the power management tick fires. Change-Id: I2f7672acbb36341becf67e07960c24c681270d09
2021-03-09Move MIPS cache management functions to IRAMAidan MacDonald1-6/+14
Previously these were placed in DRAM, which is overwritten by RoLo when it loads a new image, but RoLo must call commit_discard_idcache() after loading the image. Change-Id: I5dcc4ca711b774166f83c668695edbcabfab2604
2021-03-04Fix typo in MIPS cache discardAidan MacDonald1-1/+1
Change-Id: I6a06e5f3098324d985bd59322755cd68122ec0bf
2021-03-04mips: Revert to commiting the cache when we're told to discard an unaligned ↵Solomon Peachy1-0/+16
block. The filesystem API often passes in unaligned receive buffers, and some code (eg BMP reader) processes data in-place, leading to data loss when we dropped the cache. (And document exactly what we're doing, so we don't go through this again at $future_date) Change-Id: If47a7f2148a5a1a43777f0bd3be1bdfe8239e91e
2021-03-04Third try fixing MIPS cache codeAidan MacDonald1-14/+1
Changing this to be a pure discard operation after discussion on IRC Change-Id: I62955ae7975fdbbfd9eef376476042a36fe3d95a
2021-03-03jz4740: Fix incorrect dcache flush in the USB RX DMA code.Solomon Peachy1-2/+0
Change-Id: I01eff581b16569bda97c55afc7adac897b29e0e3
2021-03-03Really fix the MIPS cache bug this timeAidan MacDonald1-1/+1
In fixing the original bug I tried to optimize discard_dcache_range() to minimize writeback and inadvertently introduced a second bug, which typically ends in a TLB refill panic. It occurs only if the range fits within one cache line, and when both the start and end of the range are not aligned to a cache line. This causes ptr to be incremented and end to be decremented, so ptr > end, and the loop can't terminate. Change-Id: Ibaac072f1369268d3327d534ad08ef9dcee3db65
2021-03-03Fix MIPS cache operations and enable HAVE_CPU_CACHE_ALIGN on MIPSAidan MacDonald2-16/+25
- The range-based cache operations on MIPS were broken and only worked properly when BOTH the address and size were multiples of the cache line size. If this was not the case, the last cache line of the range would not be touched! Fix is to align start/end pointers to cache lines before iterating. - To my knowledge all MIPS processors have a cache, so I enabled HAVE_CPU_CACHE_ALIGN by default. This also allows mmu-mips.c to use the CACHEALIGN_UP/DOWN macros. - Make jz4760/system-target.h define its cache line size properly. Change-Id: I1fcd04a59791daa233b9699f04d5ac1cc6bacee7
2021-02-27Disable UDMA 2 on iPod4G targetChristian Soffke1-2/+4
ATA DMA was enabled for all PP502x targets in d118f47 after previously reported instabilities were thought to have been fixed. The iPod 4G target remains unstable when UDMA 2 is enabled. File system corruption will eventually occur even using stock hardware in normal usage, according to both my own experience and that of several other forum users. UDMA 1 appears to be stable. Change-Id: I8526bad9e879f5dad5174cfe07cd8828d8b72406
2020-12-16erosq: Enable HAVE_SCROLLWHEEL for saner scroll wheel handlingSolomon Peachy1-15/+31
Basically no longer treat SCROLL_FWD/BACK as "button" events, instead relying on the scrollwheel hooks to handle things properly. Change-Id: I9bf18595ab3ca68e912f6dfb1f2eac2544578e73
2020-11-29FS#5320: Keypad hold doesn't let go until scrolling is used (ipod 4g/5g)Solomon Peachy1-0/+8
Patch by Boris Gjenero Change-Id: I7df956fb63478bbbe891104faf5ab35096da7576
2020-11-18hosted: Improve buffer underrun handling in the ALSA driverSolomon Peachy3-19/+62
* Bump internal mix buffer size by 4x, to 1K frames (matching ALSA period) * Handle an underrun that occurs when filling the audio buffer * Log underruns and make them available in the debug info Change-Id: I28d56dd35d88851fa167ad92368a5882937a758f
2020-11-13ibasso: Hopefully hack usb into building again.Solomon Peachy1-3/+5
Change-Id: I6f369d60319704ab4d2c18b80ba6e78902630790
2020-11-13ibasso: Fix red introduced in 60f581eSolomon Peachy1-0/+1
Change-Id: I9095e9e9213dde252de836851b743001b9483a1b
2020-11-13usb: Add ability to prompt user about what to do upon usb insertionSolomon Peachy2-22/+0
v3: Add in config option v4: Bugfixes v5: Force a redraw upon exiting v6: keypress-in-chargeonly mode enables mass storage (and vice versa) v7: Fix bootloader builds v8: Update manual, and have bootloader respect keypresses v9: Change default to mass storage (ie no change in behavior) todo: * test-build dx50/dx90 * Switch from yes/no to proper menu? * prevent WPS progress bar from drawing over us Change-Id: I82e0ccb08497b7a5aa756ce77f1332ee963703a7 ... Change-Id: I7946cf240b18a4fa8ace5e25e1eb6e97b8b12d7c
2020-11-13h300, Others Bugfix Bootloader backlight_init()William Wilgus1-60/+40
backlight_init needs to be called after lcd_init when using lcd_enable() Change-Id: Id034835c903801fea49e2b972c110c1ec5106976
2020-11-13h300: fix one long-standing bootloader bugJames Buren1-2/+56
This was introduced in e13c6001332882291363bdf2f1155875439fe187 back when the author was trying to optimize the LCD code with DMA. For whatever reason this broke the bootloader for the last 10 years or so and no one could figure out why. This is now fixed. However the bootloader is still currently broken in HEAD due to recent changes to the LCD code. A fix for that is not yet known. Change-Id: I046d53f9f391f558c391f2fadb6b260fe3be4d92
2020-11-12pcm: Further cleanup of unused bits of the PCM ACPI:Solomon Peachy22-164/+1
* pcm_get_bytes_remaining() * pcm_calculate_peaks() * pcm_get_peak_buffer() Nothing in-tree uses these at all (except for the lua plugin wrapper) Change-Id: I971b7beed6760250c8b1ce58f401a601e1e2d585