summaryrefslogtreecommitdiffstats
path: root/apps/codecs/libmad/synth_full_arm.S
blob: 8d312de645b005075c8952c115ebd74af658f6cc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2007 by Tomasz Malesinski
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

#include "config.h"
#include "mad_iram.h"

    .section    ICODE_SECTION_MPA_ARM,"ax",%progbits

    .global synth_full_odd_sbsample
    .global synth_full_even_sbsample

    ;; r0 = pcm
    ;; r1 = fo
    ;; r2 = fe
    ;; r3 = D0ptr
    ;; r4 = D1ptr    

  /*;; r5 = loop counter
    ;; r6,r7 accumulator1
    ;; r8,r9 accumulator2 */
     
synth_full_odd_sbsample:
    stmdb   sp!, {r4-r11, lr}
    ldr     r4, [sp, #36]
    ldr     r5, =synth_full_sp
    str     sp, [r5]
    mov     r5, #15
    add     r2, r2, #32
.l:
    /* ;; PROD_O and odd half of SB_SAMPLE*/
    add     r3, r3, #128
    add     r4, r4, #128
    ldr     r7, [r3, #4]
    ldmia   r1!, {r10, r11, r12, lr}
    ldr     r9, [r4, #120]
    smull   r6, r7, r10, r7
    ldr     sp, [r3, #60]
    smull   r8, r9, r10, r9
    ldr     r10, [r3, #52]
    smlal   r6, r7, r11, sp
    ldr     sp, [r3, #44]
    smlal   r6, r7, r12, r10
    ldr     r10, [r4, #64]
    smlal   r6, r7, lr, sp
    ldr     sp, [r4, #72]
    smlal   r8, r9, r11, r10
    ldr     r10, [r4, #80]
    smlal   r8, r9, r12, sp
    smlal   r8, r9, lr, r10
    ldr     r10, [r3, #36]   
    
    ldmia   r1!, {r11, r12, sp, lr}
    smlal   r6, r7, r11, r10

    ldr     r10, [r4, #88]	/*;;1 cycle stall on arm9, but we free up r11*/
    smlal   r8, r9, r11, r10
    
    ldr     r10, [r3, #28]
    ldr     r11, [r3, #20]
    smlal   r6, r7, r12, r10
    ldr     r10, [r3, #12]
    smlal   r6, r7, sp, r11
    ldr     r11, [r4, #96]
    smlal   r6, r7, lr, r10
    ldr     r10, [r4, #104]
    smlal   r8, r9, r12, r11
    ldr     r11, [r4, #112]    
    smlal   r8, r9, sp, r10
    smlal   r8, r9, lr, r11
    
    rsbs    r6, r6, #0
    rsc     r7, r7, #0
	
	/* ;; PROD_A and even half of SB_SAMPLE*/
    ldr     r10, [r3, #0]
    ldmia   r2!, {r11, r12, sp, lr}
    smlal   r6, r7, r11, r10
    
    ldr     r10, [r4, #60]	/*;;1 cycle stall on arm9, but we free up r11*/
    smlal   r8, r9, r11, r10    
    ldr     r11, [r3, #56]
    ldr     r10, [r3, #48]
    smlal   r6, r7, r12, r11
    ldr     r11, [r3, #40]
    smlal   r6, r7, sp, r10
    ldr     r10, [r4, #68]
    smlal   r6, r7, lr, r11
    ldr     r11, [r4, #76]
    smlal   r8, r9, r12, r10
    ldr     r10, [r4, #84]    
    smlal   r8, r9, sp, r11
    smlal   r8, r9, lr, r10
    
    ldr     r10, [r3, #32]
    ldmia   r2!, {r11, r12, sp, lr}
    smlal   r6, r7, r11, r10

    ldr     r10, [r4, #92]	/*;;1 cycle stall on arm9, but we free up r11*/
    smlal   r8, r9, r11, r10
    
    ldr     r10, [r3, #24]
    ldr     r11, [r3, #16]
    smlal   r6, r7, r12, r10
    ldr     r10, [r3, #8]
    smlal   r6, r7, sp, r11
    ldr     r11, [r4, #100]
    smlal   r6, r7, lr, r10
    ldr     r10, [r4, #108]
    smlal   r8, r9, r12, r11
    ldr     r11, [r4, #116]
    smlal   r8, r9, sp, r10
    smlal   r8, r9, lr, r11

    movs    r6, r6, lsr #16
    adc     r6, r6, r7, lsl #16
    str     r6, [r0, -r5, lsl #2]

    movs    r8, r8, lsr #16
    adc     r8, r8, r9, lsl #16
    str     r8, [r0, r5, lsl #2]
        
    subs    r5, r5, #1
    bne     .l

    ldr     r5, =synth_full_sp
    ldr     sp, [r5]
    ldmpc   regs=r4-r11

synth_full_even_sbsample:
    stmdb   sp!, {r4-r11, lr}
    ldr     r4, [sp, #36]
    ldr     r5, =synth_full_sp
    str     sp, [r5]
    mov     r5, #15
    add     r2, r2, #32
.l2:
 /* ;; PROD_O and odd half of SB_SAMPLE*/
    add     r3, r3, #128
    add     r4, r4, #128
    ldr     r7, [r3, #0]
    ldmia   r1!, {r10, r11, r12, lr}
    ldr     r9, [r4, #60]
    smull   r6, r7, r10, r7
    ldr     sp, [r3, #56]
    smull   r8, r9, r10, r9
    ldr     r10, [r3, #48]
    smlal   r6, r7, r11, sp
    ldr     sp, [r3, #40]
    smlal   r6, r7, r12, r10
    ldr     r10, [r4, #68]
    smlal   r6, r7, lr, sp

    ldr     sp, [r4, #76]
    smlal   r8, r9, r11, r10
    ldr     r10, [r4, #84]
    smlal   r8, r9, r12, sp
    smlal   r8, r9, lr, r10
	
    ldr     r10, [r3, #32]
    ldmia   r1!, {r11, r12, sp, lr}

    smlal   r6, r7, r11, r10
    ldr     r10, [r4, #92]	
    smlal   r8, r9, r11, r10
    ldr     r10, [r3, #24]
    ldr     r11, [r3, #16]
    smlal   r6, r7, r12, r10
    ldr     r10, [r3, #8]
    smlal   r6, r7, sp, r11
    ldr     r11, [r4, #100]
    smlal   r6, r7, lr, r10
    ldr     r10, [r4, #108]
    smlal   r8, r9, r12, r11
    ldr     r11, [r4, #116]
    smlal   r8, r9, sp, r10
    smlal   r8, r9, lr, r11
    
    rsbs    r6, r6, #0
    rsc     r7, r7, #0

    ldr     r10, [r3, #4]
    ldmia   r2!, {r11, r12, sp, lr}
    smlal   r6, r7, r11, r10
    ldr     r10, [r4, #120]	/*;;1 cycle stall on arm9, but we free up r11*/
    smlal   r8, r9, r11, r10
    ldr     r10, [r3, #60]
    ldr     r11, [r3, #52]
    smlal   r6, r7, r12, r10
    ldr     r10, [r3, #44]    
    smlal   r6, r7, sp, r11
    ldr     r11, [r4, #64]
    smlal   r6, r7, lr, r10

    ldr     r10, [r4, #72]
    smlal   r8, r9, r12, r11
    ldr     r11, [r4, #80]
    smlal   r8, r9, sp, r10

    smlal   r8, r9, lr, r11

    ldr     r10, [r3, #36]
    ldmia   r2!, {r11, r12, sp, lr}
    smlal   r6, r7, r11, r10
    ldr     r10, [r4, #88]	/*;;1 cycle stall on arm9, but we free up r11*/    
    smlal   r8, r9, r11, r10
    
    ldr     r10, [r3, #28]
    ldr     r11, [r3, #20]
    smlal   r6, r7, r12, r10
    ldr     r10, [r3, #12]
    smlal   r6, r7, sp, r11
    ldr     r11, [r4, #96]
    smlal   r6, r7, lr, r10
    ldr     r10, [r4, #104]
    smlal   r8, r9, r12, r11
    ldr     r11, [r4, #112]
    smlal   r8, r9, sp, r10
    smlal   r8, r9, lr, r11

    movs    r6, r6, lsr #16
    adc     r6, r6, r7, lsl #16
    str     r6, [r0, -r5, lsl #2]

    movs    r8, r8, lsr #16
    adc     r8, r8, r9, lsl #16
    str     r8, [r0, r5, lsl #2]
        
    subs    r5, r5, #1
    bne     .l2

    ldr     r5, =synth_full_sp
    ldr     sp, [r5]
    ldmpc   regs=r4-r11

    .global III_aliasreduce

III_aliasreduce:
    stmdb   sp!, {r4-r11, lr}
    add     r1, r0, r1, lsl #2
    add     r0, r0, #72
.arl1:
    mov     r2, #8
    mov     r3, r0              @ a
    mov     r4, r0              @ b
    ldr     r5, =csa            @ cs/ca
.arl2:
    ldmdb   r3, {r6, r12}
    ldmia   r4, {r7, lr}

    ldmia   r5!, {r8, r9}
    smull   r10, r11, r7, r8
    smlal   r10, r11, r12, r9
    movs    r10, r10, lsr #28
    adc     r10, r10, r11, lsl #4

    rsb     r7, r7, #0
    smull   r11, r8, r12, r8
    smlal   r11, r8, r7, r9
    movs    r11, r11, lsr #28
    adc     r11, r11, r8, lsl #4
    
    ldmia   r5!, {r8, r9}
    smull   r12, r7, lr, r8
    smlal   r12, r7, r6, r9
    movs    r12, r12, lsr #28
    adc     r12, r12, r7, lsl #4
    stmia   r4!, {r10, r12}

    rsb     lr, lr, #0
    smull   r7, r10, r6, r8
    smlal   r7, r10, lr, r9
    movs    r7, r7, lsr #28
    adc     r7, r7, r10, lsl #4
    stmdb   r3!, {r7, r11}
    
    subs    r2, r2, #2
    bne     .arl2
    add     r0, r0, #72
    cmp     r0, r1
    blo     .arl1
    ldmpc   regs=r4-r11

csa:
    .word +0x0db84a81
    .word -0x083b5fe7
    .word +0x0e1b9d7f 
    .word -0x078c36d2 
    .word +0x0f31adcf
    .word -0x05039814  
    .word +0x0fbba815 
    .word -0x02e91dd1 
    .word +0x0feda417
    .word -0x0183603a  
    .word +0x0ffc8fc8 
    .word -0x00a7cb87 
    .word +0x0fff964c
    .word -0x003a2847  
    .word +0x0ffff8d3
    .word -0x000f27b4

    .global III_overlap
III_overlap:
    stmdb   sp!, {r4-r7, lr}
    add     r2, r2, r3, lsl #2
    mov     r3, #6
.ol:
    ldmia r0!, {r4, r5, r6}
    ldmia r1!, {r7, r12, lr}
    add   r4, r4, r7
    add   r5, r5, r12
    add   r6, r6, lr
    str   r4, [r2], #128
    str   r5, [r2], #128
    str   r6, [r2], #128
    subs  r3, r3, #1
    bne   .ol
    sub   r1, r1, #72
    ldmia r0!, {r4, r5, r6, r7, r12, lr}
    stmia r1!, {r4, r5, r6, r7, r12, lr}
    ldmia r0!, {r4, r5, r6, r7, r12, lr}
    stmia r1!, {r4, r5, r6, r7, r12, lr}
    ldmia r0!, {r4, r5, r6, r7, r12, lr}
    stmia r1!, {r4, r5, r6, r7, r12, lr}
    ldmpc regs=r4-r7

    .section    IBSS_SECTION_MPA_ARM,"aw",%nobits
synth_full_sp:
    .space 4