summaryrefslogtreecommitdiffstats
path: root/firmware/app.lds
blob: bacc645044e658c3ffcf58f026d1f02f657eb92f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
#include "config.h"

ENTRY(start)
OUTPUT_FORMAT(elf32-sh)
INPUT(crt0.o)

#define PLUGINSIZE 0x8000

#ifdef DEBUG
#define DRAMSIZE 0x1f0000 - PLUGINSIZE
#define ORIGADDR 0x09010000

#else
#define DRAMSIZE (MEMORYSIZE * 0x100000) - PLUGINSIZE
#define ORIGADDR 0x09000000
#endif
#define ENDADDR  (ORIGADDR + DRAMSIZE)

MEMORY
{
#ifdef NEO_MEMORY
   ROM : ORIGIN = 0x00020000, LENGTH = 0x1E0000
   SRAM : ORIGIN = 0x0C000000, LENGTH = 0x40000
#else
   DRAM : ORIGIN = ORIGADDR, LENGTH = DRAMSIZE
#endif
   IRAM : ORIGIN = 0x0f000000, LENGTH = 0x1000
}

SECTIONS
{
#ifdef NEO_MEMORY
	.bss :
	{
		_edata = .;
		*(.bss)
		*(COMMON)
		_end = .;
	} > SRAM

	.text :
	{
		. = ALIGN(0x4);
		*(.vectors);
		. = ALIGN(0x200);
		*(.init.text)
		*(.text)
	} > ROM

	.rodata :
	{
		*(.rodata)
		*(.rodata.str1.4)
		. = ALIGN(0x4);
	} > ROM

	.data : AT ( LOADADDR(.romdata) )
	{
                _datastart = .;
		*(.data)
                _dataend = .;
	} > SRAM

	.iram : AT ( _iramcopy )
	{
		_iramstart = .;
		*(.icode)
		*(.idata)
		_iramend = .;
	} > IRAM

        .romdata :
        {
                _datacopy = .;
                . += SIZEOF(.data);
		_iramcopy = .;
		. += SIZEOF(.iram);
        } > ROM

	.stack :
	{
                _stackbegin = .;
		*(.stack)
		. += 0x1000;
               _stackend = .;
	} > SRAM
	
	.mp3buf :
	{
		_mp3buffer = .;
	} > SRAM

	.mp3end 0x0C040000 - 0x300:
	{
		_mp3end = .;
	} > SRAM

	.plugin 0x0C040000:
	{
		_pluginbuf = .;
	} > SRAM
#else
    .vectors :
    {
        *(.resetvectors);
        *(.vectors);
        . = ALIGN(0x200);
        *(.init.text)
    } > DRAM

    .text :
    {
        *(.text)
        . = ALIGN(0x4);
    } > DRAM

    .data :
    {
        *(.data)
        . = ALIGN(0x4);
        _datacopy = .; /* dummy here, only for ROM based */
        _datastart = .;
        _dataend  = .;
    } > DRAM

    .rodata :
    {
        *(.rodata)
        *(.rodata.str1.4)
        . = ALIGN(0x4);
    } > DRAM

    .stack :
    {
       *(.stack)
       _stackbegin = .;
       /* We put the copy of the .iram section here to save space */
       _iramcopy = .;
       . += 0x2000;
       _stackend = .;
    } > DRAM

    .bss :
    {
       _edata = .;
        *(.bss)
        *(COMMON)
       _end = .;
    } > DRAM

#ifdef DEBUG
    .heap :
    {
        _poolstart = .;
        . = 0x20000;
        _poolend = .;
    } > DRAM
#endif

    .mp3buf :
    {
        _mp3buffer = .;
    } > DRAM

    .mp3end ENDADDR:
    {
        _mp3end = .;
    } > DRAM

    .plugin ENDADDR:
    {
        _pluginbuf = .;
    }

    .iram 0xf000000 : AT ( _iramcopy )
    {
        _iramstart = .;
        *(.icode)
        *(.idata)
        _iramend = .;
    } > IRAM
#endif
}