summaryrefslogtreecommitdiffstats
path: root/firmware/export/uda1341.h
blob: a43d33a1371460cf1b83debfd9c6b299871741f5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2009 by Bob Cousins
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

#ifndef _UDA1341_H
#define _UDA1341_H

/* volume/balance/treble/bass interdependency */
#define VOLUME_MIN -840
#define VOLUME_MAX  0

#define AUDIOHW_CAPS (BASS_CAP | TREBLE_CAP)

extern int tenthdb2master(int db);
extern int tenthdb2mixer(int db);

extern void audiohw_set_master_vol(int vol_l, int vol_r);
extern void audiohw_set_mixer_vol(int channel1, int channel2);

/* These are logical register numbers for driver */ 
enum uda_register {
    UDA_REG_ID_STATUS_0,
    UDA_REG_ID_STATUS_1,
    UDA_REG_ID_CTRL0,
    UDA_REG_ID_CTRL1,
    UDA_REG_ID_CTRL2,
    UDA_REG_ID_EXT_0,
    UDA_REG_ID_EXT_1,
    UDA_REG_ID_EXT_2,
    UDA_REG_ID_EXT_4,
    UDA_REG_ID_EXT_5,
    UDA_REG_ID_EXT_6,
    NUM_REG_ID
};


/* Address byte */
#define UDA1341_ADDR            0x14
#define UDA_REG_DATA0           0x00
#define UDA_REG_DATA1           0x01
#define UDA_REG_STATUS          0x02

/* STATUS */
#define UDA_STATUS_0            (0 << 7)
#define UDA_STATUS_1            (1 << 7)

#define UDA_RESET               (1 << 6)
#define UDA_SYSCLK_512FS        (0 << 4)
#define UDA_SYSCLK_384FS        (1 << 4)
#define UDA_SYSCLK_256FS        (2 << 4)
#define I2S_IFMT_IIS            (0 << 1)
#define I2S_IFMT_LSB16          (1 << 1)
#define I2S_IFMT_LSB18          (2 << 1)
#define I2S_IFMT_LSB20          (3 << 1)
#define I2S_IFMT_MSB            (4 << 1)
#define I2S_IFMT_LSB16_OFMT_MSB (5 << 1)
#define I2S_IFMT_LSB18_OFMT_MSB (6 << 1)
#define I2S_IFMT_LSB20_OFMT_MSB (7 << 1)
#define UDA_DC_FILTER           (1 << 0)

#define UDA_OUTPUT_GAIN         (1 << 6)
#define UDA_INPUT_GAIN          (1 << 5)
#define UDA_ADC_INVERT          (1 << 4)
#define UDA_DAC_INVERT          (1 << 3)
#define UDA_DOUBLE_SPEED        (1 << 2)
#define UDA_POWER_ADC_ON        (1 << 1)
#define UDA_POWER_DAC_ON        (1 << 0)

/* DATA0 */
#define UDA_DATA_CTRL0          (0 << 6)    /* volume */
#define UDA_DATA_CTRL1          (1 << 6)    /* bass, treble */
#define UDA_DATA_CTRL2          (2 << 6)    /* peak det pos, de-emp, mute */
#define UDA_DATA_EXT_ADDR       (6 << 5)
#define UDA_DATA_EXT_DATA       (7 << 5)

#define UDA_VOLUME(x)           ((x) << 0)  /* 1=0dB, 61=-60dB */

#define UDA_BASS_BOOST(x)       ((x) << 2)  /* see datasheet */
#define UDA_BASS_BOOST_MASK     0x0F  
#define UDA_TREBLE(x)           ((x) << 0)  /* see datasheet */
#define UDA_TREBLE_MASK         0x03  

#define UDA_PEAK_DETECT_POS_BEFORE  (0 << 5)
#define UDA_PEAK_DETECT_POS_AFTER   (1 << 5)
#define UDA_DE_EMPHASIS_NONE    (0 << 3)
#define UDA_DE_EMPHASIS_32      (1 << 3)
#define UDA_DE_EMPHASIS_44_1    (2 << 3)
#define UDA_DE_EMPHASIS_48      (3 << 3)
#define UDA_MUTE_ON                 (1 << 2)
#define UDA_MUTE_OFF                (0 << 2)
#define UDA_MODE_SWITCH_FLAT    (0 << 0)
#define UDA_MODE_SWITCH_MIN     (1 << 0)
#define UDA_MODE_SWITCH_MAX     (3 << 0)

#define UDA_EXT_0               (0 << 5)    /* Mixer Gain Chan 1 */
#define UDA_EXT_1               (1 << 5)    /* Mixer Gain Chan 2 */
#define UDA_EXT_2               (2 << 5)    /* Mic sens and mixer mode */
#define UDA_EXT_4               (4 << 5)    /* AGC, Input amp gain */
#define UDA_EXT_5               (5 << 5)    /* Input amp gain */
#define UDA_EXT_6               (6 << 5)    /* AGC settings */

/* TODO: DATA0 extended registers */

/* DATA1: see datasheet */

#endif /* _UDA_1341_H */