1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
|
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2011 by Amaury Pouly
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef __lradc_imx233__
#define __lradc_imx233__
#include "config.h"
#include "cpu.h"
#include "cpu.h"
#include "system.h"
#include "system-target.h"
#define HW_LRADC_BASE 0x80050000
#define HW_LRADC_CTRL0 (*(volatile uint32_t *)(HW_LRADC_BASE + 0x0))
#define HW_LRADC_CTRL0__ONCHIP_GROUNDREF (1 << 21)
#define HW_LRADC_CTRL0__SCHEDULE(x) (1 << (x))
#define HW_LRADC_CTRL1 (*(volatile uint32_t *)(HW_LRADC_BASE + 0x10))
#define HW_LRADC_CTRL1__LRADCx_IRQ(x) (1 << (x))
#define HW_LRADC_CTRL1__LRADCx_IRQ_EN(x) (1 << ((x) + 16))
#define HW_LRADC_CTRL2 (*(volatile uint32_t *)(HW_LRADC_BASE + 0x20))
#define HW_LRADC_CTRL2__TEMP_ISRC1_BP 4
#define HW_LRADC_CTRL2__TEMP_ISRC1_BM 0xf0
#define HW_LRADC_CTRL2__TEMP_ISRC0_BP 0
#define HW_LRADC_CTRL2__TEMP_ISRC0_BM 0xf
#define HW_LRADC_CTRL2__TEMP_SENSOR_IENABLE0 (1 << 8)
#define HW_LRADC_CTRL2__TEMP_SENSOR_IENABLE1 (1 << 9)
#define HW_LRADC_CTRL2__TEMPSENSE_PWD (1 << 15)
#define HW_LRADC_CTRL2__DIVIDE_BY_TWO(x) (1 << ((x) + 24))
#define HW_LRADC_CTRL3 (*(volatile uint32_t *)(HW_LRADC_BASE + 0x30))
#define HW_LRADC_CTRL3__CYCLE_TIME_BM 0x300
#define HW_LRADC_CTRL3__CYCLE_TIME_BP 8
#define HW_LRADC_CTRL3__CYCLE_TIME__6MHz (0 << 8)
#define HW_LRADC_CTRL3__CYCLE_TIME__4MHz (1 << 8)
#define HW_LRADC_CTRL3__CYCLE_TIME__3MHz (2 << 8)
#define HW_LRADC_CTRL3__CYCLE_TIME__2MHz (3 << 8)
#define HW_LRADC_STATUS (*(volatile uint32_t *)(HW_LRADC_BASE + 0x40))
#define HW_LRADC_CHx(x) (*(volatile uint32_t *)(HW_LRADC_BASE + 0x50 + (x) * 0x10))
#define HW_LRADC_CHx__NUM_SAMPLES_BM (0xf << 24)
#define HW_LRADC_CHx__NUM_SAMPLES_BP 24
#define HW_LRADC_CHx__ACCUMULATE 29
#define HW_LRADC_CHx__VALUE_BM 0x3ffff
#define HW_LRADC_CHx__VALUE_BP 0
#define HW_LRADC_DELAYx(x) (*(volatile uint32_t *)(HW_LRADC_BASE + 0xD0 + (x) * 0x10))
#define HW_LRADC_DELAYx__DELAY_BP 0
#define HW_LRADC_DELAYx__DELAY_BM 0x7ff
#define HW_LRADC_DELAYx__LOOP_COUNT_BP 11
#define HW_LRADC_DELAYx__LOOP_COUNT_BM (0x1f << 11)
#define HW_LRADC_DELAYx__TRIGGER_DELAYS_BP 16
#define HW_LRADC_DELAYx__TRIGGER_DELAYS_BM (0xf << 16)
#define HW_LRADC_DELAYx__KICK (1 << 20)
#define HW_LRADC_DELAYx__TRIGGER_LRADCS_BP 24
#define HW_LRADC_DELAYx__TRIGGER_LRADCS_BM (0xff << 24)
#define HW_LRADC_CONVERSION (*(volatile uint32_t *)(HW_LRADC_BASE + 0x130))
#define HW_LRADC_CONVERSION__SCALED_BATT_VOLTAGE_BP 0
#define HW_LRADC_CONVERSION__SCALED_BATT_VOLTAGE_BM 0x3ff
#define HW_LRADC_CONVERSION__SCALE_FACTOR_BM (3 << 16)
#define HW_LRADC_CONVERSION__SCALE_FACTOR_BP 16
#define HW_LRADC_CONVERSION__SCALE_FACTOR__LI_ION (2 << 16)
#define HW_LRADC_CONVERSION__AUTOMATIC (1 << 20)
#define HW_LRADC_CTRL4 (*(volatile uint32_t *)(HW_LRADC_BASE + 0x140))
#define HW_LRADC_CTRL4__LRADCxSELECT_BM(x) (0xf << ((x) * 4))
#define HW_LRADC_CTRL4__LRADCxSELECT_BP(x) ((x) * 4)
#define HW_LRADC_VERSION (*(volatile uint32_t *)(HW_LRADC_BASE + 0x150))
#define HW_LRADC_NUM_CHANNELS 8
#define HW_LRADC_NUM_DELAYS 4
#define HW_LRADC_CHANNEL(x) (x)
#define HW_LRADC_CHANNEL_VDDIO HW_LRADC_CHANNEL(6)
#define HW_LRADC_CHANNEL_BATTERY HW_LRADC_CHANNEL(7)
#define HW_LRADC_CHANNEL_PMOS_THIN HW_LRADC_CHANNEL(8)
#define HW_LRADC_CHANNEL_NMOS_THIN HW_LRADC_CHANNEL(9)
#define HW_LRADC_CHANNEL_NMOS_THICK HW_LRADC_CHANNEL(10)
#define HW_LRADC_CHANNEL_PMOS_THICK HW_LRADC_CHANNEL(11)
#define HW_LRADC_CHANNEL_PMOS_THICK HW_LRADC_CHANNEL(11)
#define HW_LRADC_CHANNEL_USB_DP HW_LRADC_CHANNEL(12)
#define HW_LRADC_CHANNEL_USB_DN HW_LRADC_CHANNEL(13)
#define HW_LRADC_CHANNEL_VBG HW_LRADC_CHANNEL(14)
#define HW_LRADC_CHANNEL_5V HW_LRADC_CHANNEL(15)
void imx233_lradc_init(void);
void imx233_lradc_setup_channel(int channel, bool div2, bool acc, int nr_samples, int src);
void imx233_lradc_setup_delay(int dchan, int trigger_lradc, int trigger_delays,
int loop_count, int delay);
void imx233_lradc_kick_channel(int channel);
void imx233_lradc_kick_delay(int dchan);
void imx233_lradc_wait_channel(int channel);
int imx233_lradc_read_channel(int channel);
void imx233_lradc_clear_channel(int channel);
// acquire a virtual channel, returns -1 on timeout, channel otherwise */
int imx233_lradc_acquire_channel(int timeout);
void imx233_lradc_release_channel(int chan);
// doesn't check that channel is in use!
void imx233_lradc_reserve_channel(int channel);
int imx233_lradc_acquire_delay(int timeout);
// doesn't check that delay channel is in use!
void imx233_lradc_reserve_delay(int dchannel);
void imx233_lradc_release_delay(int dchan);
/* enable sensing and return temperature in kelvin,
* channels must already be configured as nmos and pmos */
int imx233_lradc_sense_die_temperature(int nmos_chan, int pmos_chan);
void imx233_lradc_setup_battery_conversion(bool automatic, unsigned long scale_factor);
// read scaled voltage, only available after proper setup
int imx233_lradc_read_battery_voltage(void);
#endif /* __lradc_imx233__ */
|
