blob: 191e18345f3044920d94b1b5a2f9f7852403d8e8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
|
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* This file was automatically generated by headergen, DO NOT EDIT it.
* headergen version: 2.1.8
* XML versions: imx233:3.2.0
*
* Copyright (C) 2013 by Amaury Pouly
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef __HEADERGEN__IMX233__LRADC__H__
#define __HEADERGEN__IMX233__LRADC__H__
#define REGS_LRADC_BASE (0x80050000)
#define REGS_LRADC_VERSION "3.2.0"
/**
* Register: HW_LRADC_CTRL0
* Address: 0
* SCT: yes
*/
#define HW_LRADC_CTRL0 (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x0 + 0x0))
#define HW_LRADC_CTRL0_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x0 + 0x4))
#define HW_LRADC_CTRL0_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x0 + 0x8))
#define HW_LRADC_CTRL0_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x0 + 0xc))
#define BP_LRADC_CTRL0_SFTRST 31
#define BM_LRADC_CTRL0_SFTRST 0x80000000
#define BF_LRADC_CTRL0_SFTRST(v) (((v) << 31) & 0x80000000)
#define BP_LRADC_CTRL0_CLKGATE 30
#define BM_LRADC_CTRL0_CLKGATE 0x40000000
#define BF_LRADC_CTRL0_CLKGATE(v) (((v) << 30) & 0x40000000)
#define BP_LRADC_CTRL0_RSRVD2 22
#define BM_LRADC_CTRL0_RSRVD2 0x3fc00000
#define BF_LRADC_CTRL0_RSRVD2(v) (((v) << 22) & 0x3fc00000)
#define BP_LRADC_CTRL0_ONCHIP_GROUNDREF 21
#define BM_LRADC_CTRL0_ONCHIP_GROUNDREF 0x200000
#define BV_LRADC_CTRL0_ONCHIP_GROUNDREF__OFF 0x0
#define BV_LRADC_CTRL0_ONCHIP_GROUNDREF__ON 0x1
#define BF_LRADC_CTRL0_ONCHIP_GROUNDREF(v) (((v) << 21) & 0x200000)
#define BF_LRADC_CTRL0_ONCHIP_GROUNDREF_V(v) ((BV_LRADC_CTRL0_ONCHIP_GROUNDREF__##v << 21) & 0x200000)
#define BP_LRADC_CTRL0_TOUCH_DETECT_ENABLE 20
#define BM_LRADC_CTRL0_TOUCH_DETECT_ENABLE 0x100000
#define BV_LRADC_CTRL0_TOUCH_DETECT_ENABLE__OFF 0x0
#define BV_LRADC_CTRL0_TOUCH_DETECT_ENABLE__ON 0x1
#define BF_LRADC_CTRL0_TOUCH_DETECT_ENABLE(v) (((v) << 20) & 0x100000)
#define BF_LRADC_CTRL0_TOUCH_DETECT_ENABLE_V(v) ((BV_LRADC_CTRL0_TOUCH_DETECT_ENABLE__##v << 20) & 0x100000)
#define BP_LRADC_CTRL0_YMINUS_ENABLE 19
#define BM_LRADC_CTRL0_YMINUS_ENABLE 0x80000
#define BV_LRADC_CTRL0_YMINUS_ENABLE__OFF 0x0
#define BV_LRADC_CTRL0_YMINUS_ENABLE__ON 0x1
#define BF_LRADC_CTRL0_YMINUS_ENABLE(v) (((v) << 19) & 0x80000)
#define BF_LRADC_CTRL0_YMINUS_ENABLE_V(v) ((BV_LRADC_CTRL0_YMINUS_ENABLE__##v << 19) & 0x80000)
#define BP_LRADC_CTRL0_XMINUS_ENABLE 18
#define BM_LRADC_CTRL0_XMINUS_ENABLE 0x40000
#define BV_LRADC_CTRL0_XMINUS_ENABLE__OFF 0x0
#define BV_LRADC_CTRL0_XMINUS_ENABLE__ON 0x1
#define BF_LRADC_CTRL0_XMINUS_ENABLE(v) (((v) << 18) & 0x40000)
#define BF_LRADC_CTRL0_XMINUS_ENABLE_V(v) ((BV_LRADC_CTRL0_XMINUS_ENABLE__##v << 18) & 0x40000)
#define BP_LRADC_CTRL0_YPLUS_ENABLE 17
#define BM_LRADC_CTRL0_YPLUS_ENABLE 0x20000
#define BV_LRADC_CTRL0_YPLUS_ENABLE__OFF 0x0
#define BV_LRADC_CTRL0_YPLUS_ENABLE__ON 0x1
#define BF_LRADC_CTRL0_YPLUS_ENABLE(v) (((v) << 17) & 0x20000)
#define BF_LRADC_CTRL0_YPLUS_ENABLE_V(v) ((BV_LRADC_CTRL0_YPLUS_ENABLE__##v << 17) & 0x20000)
#define BP_LRADC_CTRL0_XPLUS_ENABLE 16
#define BM_LRADC_CTRL0_XPLUS_ENABLE 0x10000
#define BV_LRADC_CTRL0_XPLUS_ENABLE__OFF 0x0
#define BV_LRADC_CTRL0_XPLUS_ENABLE__ON 0x1
#define BF_LRADC_CTRL0_XPLUS_ENABLE(v) (((v) << 16) & 0x10000)
#define BF_LRADC_CTRL0_XPLUS_ENABLE_V(v) ((BV_LRADC_CTRL0_XPLUS_ENABLE__##v << 16) & 0x10000)
#define BP_LRADC_CTRL0_RSRVD1 8
#define BM_LRADC_CTRL0_RSRVD1 0xff00
#define BF_LRADC_CTRL0_RSRVD1(v) (((v) << 8) & 0xff00)
#define BP_LRADC_CTRL0_SCHEDULE 0
#define BM_LRADC_CTRL0_SCHEDULE 0xff
#define BF_LRADC_CTRL0_SCHEDULE(v) (((v) << 0) & 0xff)
/**
* Register: HW_LRADC_CTRL1
* Address: 0x10
* SCT: yes
*/
#define HW_LRADC_CTRL1 (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x10 + 0x0))
#define HW_LRADC_CTRL1_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x10 + 0x4))
#define HW_LRADC_CTRL1_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x10 + 0x8))
#define HW_LRADC_CTRL1_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x10 + 0xc))
#define BP_LRADC_CTRL1_RSRVD2 25
#define BM_LRADC_CTRL1_RSRVD2 0xfe000000
#define BF_LRADC_CTRL1_RSRVD2(v) (((v) << 25) & 0xfe000000)
#define BP_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN 24
#define BM_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN 0x1000000
#define BV_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN(v) (((v) << 24) & 0x1000000)
#define BF_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN_V(v) ((BV_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN__##v << 24) & 0x1000000)
#define BP_LRADC_CTRL1_LRADC7_IRQ_EN 23
#define BM_LRADC_CTRL1_LRADC7_IRQ_EN 0x800000
#define BV_LRADC_CTRL1_LRADC7_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC7_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC7_IRQ_EN(v) (((v) << 23) & 0x800000)
#define BF_LRADC_CTRL1_LRADC7_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC7_IRQ_EN__##v << 23) & 0x800000)
#define BP_LRADC_CTRL1_LRADC6_IRQ_EN 22
#define BM_LRADC_CTRL1_LRADC6_IRQ_EN 0x400000
#define BV_LRADC_CTRL1_LRADC6_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC6_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC6_IRQ_EN(v) (((v) << 22) & 0x400000)
#define BF_LRADC_CTRL1_LRADC6_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC6_IRQ_EN__##v << 22) & 0x400000)
#define BP_LRADC_CTRL1_LRADC5_IRQ_EN 21
#define BM_LRADC_CTRL1_LRADC5_IRQ_EN 0x200000
#define BV_LRADC_CTRL1_LRADC5_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC5_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC5_IRQ_EN(v) (((v) << 21) & 0x200000)
#define BF_LRADC_CTRL1_LRADC5_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC5_IRQ_EN__##v << 21) & 0x200000)
#define BP_LRADC_CTRL1_LRADC4_IRQ_EN 20
#define BM_LRADC_CTRL1_LRADC4_IRQ_EN 0x100000
#define BV_LRADC_CTRL1_LRADC4_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC4_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC4_IRQ_EN(v) (((v) << 20) & 0x100000)
#define BF_LRADC_CTRL1_LRADC4_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC4_IRQ_EN__##v << 20) & 0x100000)
#define BP_LRADC_CTRL1_LRADC3_IRQ_EN 19
#define BM_LRADC_CTRL1_LRADC3_IRQ_EN 0x80000
#define BV_LRADC_CTRL1_LRADC3_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC3_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC3_IRQ_EN(v) (((v) << 19) & 0x80000)
#define BF_LRADC_CTRL1_LRADC3_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC3_IRQ_EN__##v << 19) & 0x80000)
#define BP_LRADC_CTRL1_LRADC2_IRQ_EN 18
#define BM_LRADC_CTRL1_LRADC2_IRQ_EN 0x40000
#define BV_LRADC_CTRL1_LRADC2_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC2_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC2_IRQ_EN(v) (((v) << 18) & 0x40000)
#define BF_LRADC_CTRL1_LRADC2_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC2_IRQ_EN__##v << 18) & 0x40000)
#define BP_LRADC_CTRL1_LRADC1_IRQ_EN 17
#define BM_LRADC_CTRL1_LRADC1_IRQ_EN 0x20000
#define BV_LRADC_CTRL1_LRADC1_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC1_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC1_IRQ_EN(v) (((v) << 17) & 0x20000)
#define BF_LRADC_CTRL1_LRADC1_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC1_IRQ_EN__##v << 17) & 0x20000)
#define BP_LRADC_CTRL1_LRADC0_IRQ_EN 16
#define BM_LRADC_CTRL1_LRADC0_IRQ_EN 0x10000
#define BV_LRADC_CTRL1_LRADC0_IRQ_EN__DISABLE 0x0
#define BV_LRADC_CTRL1_LRADC0_IRQ_EN__ENABLE 0x1
#define BF_LRADC_CTRL1_LRADC0_IRQ_EN(v) (((v) << 16) & 0x10000)
#define BF_LRADC_CTRL1_LRADC0_IRQ_EN_V(v) ((BV_LRADC_CTRL1_LRADC0_IRQ_EN__##v << 16) & 0x10000)
#define BP_LRADC_CTRL1_RSRVD1 9
#define BM_LRADC_CTRL1_RSRVD1 0xfe00
#define BF_LRADC_CTRL1_RSRVD1(v) (((v) << 9) & 0xfe00)
#define BP_LRADC_CTRL1_TOUCH_DETECT_IRQ 8
#define BM_LRADC_CTRL1_TOUCH_DETECT_IRQ 0x100
#define BV_LRADC_CTRL1_TOUCH_DETECT_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_TOUCH_DETECT_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_TOUCH_DETECT_IRQ(v) (((v) << 8) & 0x100)
#define BF_LRADC_CTRL1_TOUCH_DETECT_IRQ_V(v) ((BV_LRADC_CTRL1_TOUCH_DETECT_IRQ__##v << 8) & 0x100)
#define BP_LRADC_CTRL1_LRADC7_IRQ 7
#define BM_LRADC_CTRL1_LRADC7_IRQ 0x80
#define BV_LRADC_CTRL1_LRADC7_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC7_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC7_IRQ(v) (((v) << 7) & 0x80)
#define BF_LRADC_CTRL1_LRADC7_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC7_IRQ__##v << 7) & 0x80)
#define BP_LRADC_CTRL1_LRADC6_IRQ 6
#define BM_LRADC_CTRL1_LRADC6_IRQ 0x40
#define BV_LRADC_CTRL1_LRADC6_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC6_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC6_IRQ(v) (((v) << 6) & 0x40)
#define BF_LRADC_CTRL1_LRADC6_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC6_IRQ__##v << 6) & 0x40)
#define BP_LRADC_CTRL1_LRADC5_IRQ 5
#define BM_LRADC_CTRL1_LRADC5_IRQ 0x20
#define BV_LRADC_CTRL1_LRADC5_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC5_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC5_IRQ(v) (((v) << 5) & 0x20)
#define BF_LRADC_CTRL1_LRADC5_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC5_IRQ__##v << 5) & 0x20)
#define BP_LRADC_CTRL1_LRADC4_IRQ 4
#define BM_LRADC_CTRL1_LRADC4_IRQ 0x10
#define BV_LRADC_CTRL1_LRADC4_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC4_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC4_IRQ(v) (((v) << 4) & 0x10)
#define BF_LRADC_CTRL1_LRADC4_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC4_IRQ__##v << 4) & 0x10)
#define BP_LRADC_CTRL1_LRADC3_IRQ 3
#define BM_LRADC_CTRL1_LRADC3_IRQ 0x8
#define BV_LRADC_CTRL1_LRADC3_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC3_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC3_IRQ(v) (((v) << 3) & 0x8)
#define BF_LRADC_CTRL1_LRADC3_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC3_IRQ__##v << 3) & 0x8)
#define BP_LRADC_CTRL1_LRADC2_IRQ 2
#define BM_LRADC_CTRL1_LRADC2_IRQ 0x4
#define BV_LRADC_CTRL1_LRADC2_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC2_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC2_IRQ(v) (((v) << 2) & 0x4)
#define BF_LRADC_CTRL1_LRADC2_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC2_IRQ__##v << 2) & 0x4)
#define BP_LRADC_CTRL1_LRADC1_IRQ 1
#define BM_LRADC_CTRL1_LRADC1_IRQ 0x2
#define BV_LRADC_CTRL1_LRADC1_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC1_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC1_IRQ(v) (((v) << 1) & 0x2)
#define BF_LRADC_CTRL1_LRADC1_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC1_IRQ__##v << 1) & 0x2)
#define BP_LRADC_CTRL1_LRADC0_IRQ 0
#define BM_LRADC_CTRL1_LRADC0_IRQ 0x1
#define BV_LRADC_CTRL1_LRADC0_IRQ__CLEAR 0x0
#define BV_LRADC_CTRL1_LRADC0_IRQ__PENDING 0x1
#define BF_LRADC_CTRL1_LRADC0_IRQ(v) (((v) << 0) & 0x1)
#define BF_LRADC_CTRL1_LRADC0_IRQ_V(v) ((BV_LRADC_CTRL1_LRADC0_IRQ__##v << 0) & 0x1)
/**
* Register: HW_LRADC_CTRL2
* Address: 0x20
* SCT: yes
*/
#define HW_LRADC_CTRL2 (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x20 + 0x0))
#define HW_LRADC_CTRL2_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x20 + 0x4))
#define HW_LRADC_CTRL2_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x20 + 0x8))
#define HW_LRADC_CTRL2_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x20 + 0xc))
#define BP_LRADC_CTRL2_DIVIDE_BY_TWO 24
#define BM_LRADC_CTRL2_DIVIDE_BY_TWO 0xff000000
#define BF_LRADC_CTRL2_DIVIDE_BY_TWO(v) (((v) << 24) & 0xff000000)
#define BP_LRADC_CTRL2_BL_AMP_BYPASS 23
#define BM_LRADC_CTRL2_BL_AMP_BYPASS 0x800000
#define BV_LRADC_CTRL2_BL_AMP_BYPASS__DISABLE 0x0
#define BV_LRADC_CTRL2_BL_AMP_BYPASS__ENABLE 0x1
#define BF_LRADC_CTRL2_BL_AMP_BYPASS(v) (((v) << 23) & 0x800000)
#define BF_LRADC_CTRL2_BL_AMP_BYPASS_V(v) ((BV_LRADC_CTRL2_BL_AMP_BYPASS__##v << 23) & 0x800000)
#define BP_LRADC_CTRL2_BL_ENABLE 22
#define BM_LRADC_CTRL2_BL_ENABLE 0x400000
#define BF_LRADC_CTRL2_BL_ENABLE(v) (((v) << 22) & 0x400000)
#define BP_LRADC_CTRL2_BL_MUX_SELECT 21
#define BM_LRADC_CTRL2_BL_MUX_SELECT 0x200000
#define BF_LRADC_CTRL2_BL_MUX_SELECT(v) (((v) << 21) & 0x200000)
#define BP_LRADC_CTRL2_BL_BRIGHTNESS 16
#define BM_LRADC_CTRL2_BL_BRIGHTNESS 0x1f0000
#define BF_LRADC_CTRL2_BL_BRIGHTNESS(v) (((v) << 16) & 0x1f0000)
#define BP_LRADC_CTRL2_TEMPSENSE_PWD 15
#define BM_LRADC_CTRL2_TEMPSENSE_PWD 0x8000
#define BV_LRADC_CTRL2_TEMPSENSE_PWD__ENABLE 0x0
#define BV_LRADC_CTRL2_TEMPSENSE_PWD__DISABLE 0x1
#define BF_LRADC_CTRL2_TEMPSENSE_PWD(v) (((v) << 15) & 0x8000)
#define BF_LRADC_CTRL2_TEMPSENSE_PWD_V(v) ((BV_LRADC_CTRL2_TEMPSENSE_PWD__##v << 15) & 0x8000)
#define BP_LRADC_CTRL2_RSRVD1 14
#define BM_LRADC_CTRL2_RSRVD1 0x4000
#define BF_LRADC_CTRL2_RSRVD1(v) (((v) << 14) & 0x4000)
#define BP_LRADC_CTRL2_EXT_EN1 13
#define BM_LRADC_CTRL2_EXT_EN1 0x2000
#define BV_LRADC_CTRL2_EXT_EN1__DISABLE 0x0
#define BV_LRADC_CTRL2_EXT_EN1__ENABLE 0x1
#define BF_LRADC_CTRL2_EXT_EN1(v) (((v) << 13) & 0x2000)
#define BF_LRADC_CTRL2_EXT_EN1_V(v) ((BV_LRADC_CTRL2_EXT_EN1__##v << 13) & 0x2000)
#define BP_LRADC_CTRL2_EXT_EN0 12
#define BM_LRADC_CTRL2_EXT_EN0 0x1000
#define BF_LRADC_CTRL2_EXT_EN0(v) (((v) << 12) & 0x1000)
#define BP_LRADC_CTRL2_RSRVD2 10
#define BM_LRADC_CTRL2_RSRVD2 0xc00
#define BF_LRADC_CTRL2_RSRVD2(v) (((v) << 10) & 0xc00)
#define BP_LRADC_CTRL2_TEMP_SENSOR_IENABLE1 9
#define BM_LRADC_CTRL2_TEMP_SENSOR_IENABLE1 0x200
#define BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE1__DISABLE 0x0
#define BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE1__ENABLE 0x1
#define BF_LRADC_CTRL2_TEMP_SENSOR_IENABLE1(v) (((v) << 9) & 0x200)
#define BF_LRADC_CTRL2_TEMP_SENSOR_IENABLE1_V(v) ((BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE1__##v << 9) & 0x200)
#define BP_LRADC_CTRL2_TEMP_SENSOR_IENABLE0 8
#define BM_LRADC_CTRL2_TEMP_SENSOR_IENABLE0 0x100
#define BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE0__DISABLE 0x0
#define BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE0__ENABLE 0x1
#define BF_LRADC_CTRL2_TEMP_SENSOR_IENABLE0(v) (((v) << 8) & 0x100)
#define BF_LRADC_CTRL2_TEMP_SENSOR_IENABLE0_V(v) ((BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE0__##v << 8) & 0x100)
#define BP_LRADC_CTRL2_TEMP_ISRC1 4
#define BM_LRADC_CTRL2_TEMP_ISRC1 0xf0
#define BV_LRADC_CTRL2_TEMP_ISRC1__300 0xf
#define BV_LRADC_CTRL2_TEMP_ISRC1__280 0xe
#define BV_LRADC_CTRL2_TEMP_ISRC1__260 0xd
#define BV_LRADC_CTRL2_TEMP_ISRC1__240 0xc
#define BV_LRADC_CTRL2_TEMP_ISRC1__220 0xb
#define BV_LRADC_CTRL2_TEMP_ISRC1__200 0xa
#define BV_LRADC_CTRL2_TEMP_ISRC1__180 0x9
#define BV_LRADC_CTRL2_TEMP_ISRC1__160 0x8
#define BV_LRADC_CTRL2_TEMP_ISRC1__140 0x7
#define BV_LRADC_CTRL2_TEMP_ISRC1__120 0x6
#define BV_LRADC_CTRL2_TEMP_ISRC1__100 0x5
#define BV_LRADC_CTRL2_TEMP_ISRC1__80 0x4
#define BV_LRADC_CTRL2_TEMP_ISRC1__60 0x3
#define BV_LRADC_CTRL2_TEMP_ISRC1__40 0x2
#define BV_LRADC_CTRL2_TEMP_ISRC1__20 0x1
#define BV_LRADC_CTRL2_TEMP_ISRC1__ZERO 0x0
#define BF_LRADC_CTRL2_TEMP_ISRC1(v) (((v) << 4) & 0xf0)
#define BF_LRADC_CTRL2_TEMP_ISRC1_V(v) ((BV_LRADC_CTRL2_TEMP_ISRC1__##v << 4) & 0xf0)
#define BP_LRADC_CTRL2_TEMP_ISRC0 0
#define BM_LRADC_CTRL2_TEMP_ISRC0 0xf
#define BV_LRADC_CTRL2_TEMP_ISRC0__300 0xf
#define BV_LRADC_CTRL2_TEMP_ISRC0__280 0xe
#define BV_LRADC_CTRL2_TEMP_ISRC0__260 0xd
#define BV_LRADC_CTRL2_TEMP_ISRC0__240 0xc
#define BV_LRADC_CTRL2_TEMP_ISRC0__220 0xb
#define BV_LRADC_CTRL2_TEMP_ISRC0__200 0xa
#define BV_LRADC_CTRL2_TEMP_ISRC0__180 0x9
#define BV_LRADC_CTRL2_TEMP_ISRC0__160 0x8
#define BV_LRADC_CTRL2_TEMP_ISRC0__140 0x7
#define BV_LRADC_CTRL2_TEMP_ISRC0__120 0x6
#define BV_LRADC_CTRL2_TEMP_ISRC0__100 0x5
#define BV_LRADC_CTRL2_TEMP_ISRC0__80 0x4
#define BV_LRADC_CTRL2_TEMP_ISRC0__60 0x3
#define BV_LRADC_CTRL2_TEMP_ISRC0__40 0x2
#define BV_LRADC_CTRL2_TEMP_ISRC0__20 0x1
#define BV_LRADC_CTRL2_TEMP_ISRC0__ZERO 0x0
#define BF_LRADC_CTRL2_TEMP_ISRC0(v) (((v) << 0) & 0xf)
#define BF_LRADC_CTRL2_TEMP_ISRC0_V(v) ((BV_LRADC_CTRL2_TEMP_ISRC0__##v << 0) & 0xf)
/**
* Register: HW_LRADC_CTRL3
* Address: 0x30
* SCT: yes
*/
#define HW_LRADC_CTRL3 (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x30 + 0x0))
#define HW_LRADC_CTRL3_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x30 + 0x4))
#define HW_LRADC_CTRL3_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x30 + 0x8))
#define HW_LRADC_CTRL3_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x30 + 0xc))
#define BP_LRADC_CTRL3_RSRVD5 26
#define BM_LRADC_CTRL3_RSRVD5 0xfc000000
#define BF_LRADC_CTRL3_RSRVD5(v) (((v) << 26) & 0xfc000000)
#define BP_LRADC_CTRL3_DISCARD 24
#define BM_LRADC_CTRL3_DISCARD 0x3000000
#define BV_LRADC_CTRL3_DISCARD__1_SAMPLE 0x1
#define BV_LRADC_CTRL3_DISCARD__2_SAMPLES 0x2
#define BV_LRADC_CTRL3_DISCARD__3_SAMPLES 0x3
#define BF_LRADC_CTRL3_DISCARD(v) (((v) << 24) & 0x3000000)
#define BF_LRADC_CTRL3_DISCARD_V(v) ((BV_LRADC_CTRL3_DISCARD__##v << 24) & 0x3000000)
#define BP_LRADC_CTRL3_FORCE_ANALOG_PWUP 23
#define BM_LRADC_CTRL3_FORCE_ANALOG_PWUP 0x800000
#define BV_LRADC_CTRL3_FORCE_ANALOG_PWUP__OFF 0x0
#define BV_LRADC_CTRL3_FORCE_ANALOG_PWUP__ON 0x1
#define BF_LRADC_CTRL3_FORCE_ANALOG_PWUP(v) (((v) << 23) & 0x800000)
#define BF_LRADC_CTRL3_FORCE_ANALOG_PWUP_V(v) ((BV_LRADC_CTRL3_FORCE_ANALOG_PWUP__##v << 23) & 0x800000)
#define BP_LRADC_CTRL3_FORCE_ANALOG_PWDN 22
#define BM_LRADC_CTRL3_FORCE_ANALOG_PWDN 0x400000
#define BV_LRADC_CTRL3_FORCE_ANALOG_PWDN__ON 0x0
#define BV_LRADC_CTRL3_FORCE_ANALOG_PWDN__OFF 0x1
#define BF_LRADC_CTRL3_FORCE_ANALOG_PWDN(v) (((v) << 22) & 0x400000)
#define BF_LRADC_CTRL3_FORCE_ANALOG_PWDN_V(v) ((BV_LRADC_CTRL3_FORCE_ANALOG_PWDN__##v << 22) & 0x400000)
#define BP_LRADC_CTRL3_RSRVD4 14
#define BM_LRADC_CTRL3_RSRVD4 0x3fc000
#define BF_LRADC_CTRL3_RSRVD4(v) (((v) << 14) & 0x3fc000)
#define BP_LRADC_CTRL3_RSRVD3 10
#define BM_LRADC_CTRL3_RSRVD3 0x3c00
#define BF_LRADC_CTRL3_RSRVD3(v) (((v) << 10) & 0x3c00)
#define BP_LRADC_CTRL3_CYCLE_TIME 8
#define BM_LRADC_CTRL3_CYCLE_TIME 0x300
#define BV_LRADC_CTRL3_CYCLE_TIME__6MHZ 0x0
#define BV_LRADC_CTRL3_CYCLE_TIME__4MHZ 0x1
#define BV_LRADC_CTRL3_CYCLE_TIME__3MHZ 0x2
#define BV_LRADC_CTRL3_CYCLE_TIME__2MHZ 0x3
#define BF_LRADC_CTRL3_CYCLE_TIME(v) (((v) << 8) & 0x300)
#define BF_LRADC_CTRL3_CYCLE_TIME_V(v) ((BV_LRADC_CTRL3_CYCLE_TIME__##v << 8) & 0x300)
#define BP_LRADC_CTRL3_RSRVD2 6
#define BM_LRADC_CTRL3_RSRVD2 0xc0
#define BF_LRADC_CTRL3_RSRVD2(v) (((v) << 6) & 0xc0)
#define BP_LRADC_CTRL3_HIGH_TIME 4
#define BM_LRADC_CTRL3_HIGH_TIME 0x30
#define BV_LRADC_CTRL3_HIGH_TIME__42NS 0x0
#define BV_LRADC_CTRL3_HIGH_TIME__83NS 0x1
#define BV_LRADC_CTRL3_HIGH_TIME__125NS 0x2
#define BV_LRADC_CTRL3_HIGH_TIME__250NS 0x3
#define BF_LRADC_CTRL3_HIGH_TIME(v) (((v) << 4) & 0x30)
#define BF_LRADC_CTRL3_HIGH_TIME_V(v) ((BV_LRADC_CTRL3_HIGH_TIME__##v << 4) & 0x30)
#define BP_LRADC_CTRL3_RSRVD1 2
#define BM_LRADC_CTRL3_RSRVD1 0xc
#define BF_LRADC_CTRL3_RSRVD1(v) (((v) << 2) & 0xc)
#define BP_LRADC_CTRL3_DELAY_CLOCK 1
#define BM_LRADC_CTRL3_DELAY_CLOCK 0x2
#define BV_LRADC_CTRL3_DELAY_CLOCK__NORMAL 0x0
#define BV_LRADC_CTRL3_DELAY_CLOCK__DELAYED 0x1
#define BF_LRADC_CTRL3_DELAY_CLOCK(v) (((v) << 1) & 0x2)
#define BF_LRADC_CTRL3_DELAY_CLOCK_V(v) ((BV_LRADC_CTRL3_DELAY_CLOCK__##v << 1) & 0x2)
#define BP_LRADC_CTRL3_INVERT_CLOCK 0
#define BM_LRADC_CTRL3_INVERT_CLOCK 0x1
#define BV_LRADC_CTRL3_INVERT_CLOCK__NORMAL 0x0
#define BV_LRADC_CTRL3_INVERT_CLOCK__INVERT 0x1
#define BF_LRADC_CTRL3_INVERT_CLOCK(v) (((v) << 0) & 0x1)
#define BF_LRADC_CTRL3_INVERT_CLOCK_V(v) ((BV_LRADC_CTRL3_INVERT_CLOCK__##v << 0) & 0x1)
/**
* Register: HW_LRADC_STATUS
* Address: 0x40
* SCT: yes
*/
#define HW_LRADC_STATUS (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x40 + 0x0))
#define HW_LRADC_STATUS_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x40 + 0x4))
#define HW_LRADC_STATUS_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x40 + 0x8))
#define HW_LRADC_STATUS_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x40 + 0xc))
#define BP_LRADC_STATUS_RSRVD3 27
#define BM_LRADC_STATUS_RSRVD3 0xf8000000
#define BF_LRADC_STATUS_RSRVD3(v) (((v) << 27) & 0xf8000000)
#define BP_LRADC_STATUS_TEMP1_PRESENT 26
#define BM_LRADC_STATUS_TEMP1_PRESENT 0x4000000
#define BF_LRADC_STATUS_TEMP1_PRESENT(v) (((v) << 26) & 0x4000000)
#define BP_LRADC_STATUS_TEMP0_PRESENT 25
#define BM_LRADC_STATUS_TEMP0_PRESENT 0x2000000
#define BF_LRADC_STATUS_TEMP0_PRESENT(v) (((v) << 25) & 0x2000000)
#define BP_LRADC_STATUS_TOUCH_PANEL_PRESENT 24
#define BM_LRADC_STATUS_TOUCH_PANEL_PRESENT 0x1000000
#define BF_LRADC_STATUS_TOUCH_PANEL_PRESENT(v) (((v) << 24) & 0x1000000)
#define BP_LRADC_STATUS_CHANNEL7_PRESENT 23
#define BM_LRADC_STATUS_CHANNEL7_PRESENT 0x800000
#define BF_LRADC_STATUS_CHANNEL7_PRESENT(v) (((v) << 23) & 0x800000)
#define BP_LRADC_STATUS_CHANNEL6_PRESENT 22
#define BM_LRADC_STATUS_CHANNEL6_PRESENT 0x400000
#define BF_LRADC_STATUS_CHANNEL6_PRESENT(v) (((v) << 22) & 0x400000)
#define BP_LRADC_STATUS_CHANNEL5_PRESENT 21
#define BM_LRADC_STATUS_CHANNEL5_PRESENT 0x200000
#define BF_LRADC_STATUS_CHANNEL5_PRESENT(v) (((v) << 21) & 0x200000)
#define BP_LRADC_STATUS_CHANNEL4_PRESENT 20
#define BM_LRADC_STATUS_CHANNEL4_PRESENT 0x100000
#define BF_LRADC_STATUS_CHANNEL4_PRESENT(v) (((v) << 20) & 0x100000)
#define BP_LRADC_STATUS_CHANNEL3_PRESENT 19
#define BM_LRADC_STATUS_CHANNEL3_PRESENT 0x80000
#define BF_LRADC_STATUS_CHANNEL3_PRESENT(v) (((v) << 19) & 0x80000)
#define BP_LRADC_STATUS_CHANNEL2_PRESENT 18
#define BM_LRADC_STATUS_CHANNEL2_PRESENT 0x40000
#define BF_LRADC_STATUS_CHANNEL2_PRESENT(v) (((v) << 18) & 0x40000)
#define BP_LRADC_STATUS_CHANNEL1_PRESENT 17
#define BM_LRADC_STATUS_CHANNEL1_PRESENT 0x20000
#define BF_LRADC_STATUS_CHANNEL1_PRESENT(v) (((v) << 17) & 0x20000)
#define BP_LRADC_STATUS_CHANNEL0_PRESENT 16
#define BM_LRADC_STATUS_CHANNEL0_PRESENT 0x10000
#define BF_LRADC_STATUS_CHANNEL0_PRESENT(v) (((v) << 16) & 0x10000)
#define BP_LRADC_STATUS_RSRVD2 1
#define BM_LRADC_STATUS_RSRVD2 0xfffe
#define BF_LRADC_STATUS_RSRVD2(v) (((v) << 1) & 0xfffe)
#define BP_LRADC_STATUS_TOUCH_DETECT_RAW 0
#define BM_LRADC_STATUS_TOUCH_DETECT_RAW 0x1
#define BV_LRADC_STATUS_TOUCH_DETECT_RAW__OPEN 0x0
#define BV_LRADC_STATUS_TOUCH_DETECT_RAW__HIT 0x1
#define BF_LRADC_STATUS_TOUCH_DETECT_RAW(v) (((v) << 0) & 0x1)
#define BF_LRADC_STATUS_TOUCH_DETECT_RAW_V(v) ((BV_LRADC_STATUS_TOUCH_DETECT_RAW__##v << 0) & 0x1)
/**
* Register: HW_LRADC_CHn
* Address: 0x50+n*0x10
* SCT: yes
*/
#define HW_LRADC_CHn(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x50+(n)*0x10 + 0x0))
#define HW_LRADC_CHn_SET(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x50+(n)*0x10 + 0x4))
#define HW_LRADC_CHn_CLR(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x50+(n)*0x10 + 0x8))
#define HW_LRADC_CHn_TOG(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x50+(n)*0x10 + 0xc))
#define BP_LRADC_CHn_TOGGLE 31
#define BM_LRADC_CHn_TOGGLE 0x80000000
#define BF_LRADC_CHn_TOGGLE(v) (((v) << 31) & 0x80000000)
#define BP_LRADC_CHn_RSRVD2 30
#define BM_LRADC_CHn_RSRVD2 0x40000000
#define BF_LRADC_CHn_RSRVD2(v) (((v) << 30) & 0x40000000)
#define BP_LRADC_CHn_ACCUMULATE 29
#define BM_LRADC_CHn_ACCUMULATE 0x20000000
#define BF_LRADC_CHn_ACCUMULATE(v) (((v) << 29) & 0x20000000)
#define BP_LRADC_CHn_NUM_SAMPLES 24
#define BM_LRADC_CHn_NUM_SAMPLES 0x1f000000
#define BF_LRADC_CHn_NUM_SAMPLES(v) (((v) << 24) & 0x1f000000)
#define BP_LRADC_CHn_RSRVD1 18
#define BM_LRADC_CHn_RSRVD1 0xfc0000
#define BF_LRADC_CHn_RSRVD1(v) (((v) << 18) & 0xfc0000)
#define BP_LRADC_CHn_VALUE 0
#define BM_LRADC_CHn_VALUE 0x3ffff
#define BF_LRADC_CHn_VALUE(v) (((v) << 0) & 0x3ffff)
/**
* Register: HW_LRADC_DELAYn
* Address: 0xd0+n*0x10
* SCT: yes
*/
#define HW_LRADC_DELAYn(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0xd0+(n)*0x10 + 0x0))
#define HW_LRADC_DELAYn_SET(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0xd0+(n)*0x10 + 0x4))
#define HW_LRADC_DELAYn_CLR(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0xd0+(n)*0x10 + 0x8))
#define HW_LRADC_DELAYn_TOG(n) (*(volatile unsigned long *)(REGS_LRADC_BASE + 0xd0+(n)*0x10 + 0xc))
#define BP_LRADC_DELAYn_TRIGGER_LRADCS 24
#define BM_LRADC_DELAYn_TRIGGER_LRADCS 0xff000000
#define BF_LRADC_DELAYn_TRIGGER_LRADCS(v) (((v) << 24) & 0xff000000)
#define BP_LRADC_DELAYn_RSRVD2 21
#define BM_LRADC_DELAYn_RSRVD2 0xe00000
#define BF_LRADC_DELAYn_RSRVD2(v) (((v) << 21) & 0xe00000)
#define BP_LRADC_DELAYn_KICK 20
#define BM_LRADC_DELAYn_KICK 0x100000
#define BF_LRADC_DELAYn_KICK(v) (((v) << 20) & 0x100000)
#define BP_LRADC_DELAYn_TRIGGER_DELAYS 16
#define BM_LRADC_DELAYn_TRIGGER_DELAYS 0xf0000
#define BF_LRADC_DELAYn_TRIGGER_DELAYS(v) (((v) << 16) & 0xf0000)
#define BP_LRADC_DELAYn_LOOP_COUNT 11
#define BM_LRADC_DELAYn_LOOP_COUNT 0xf800
#define BF_LRADC_DELAYn_LOOP_COUNT(v) (((v) << 11) & 0xf800)
#define BP_LRADC_DELAYn_DELAY 0
#define BM_LRADC_DELAYn_DELAY 0x7ff
#define BF_LRADC_DELAYn_DELAY(v) (((v) << 0) & 0x7ff)
/**
* Register: HW_LRADC_DEBUG0
* Address: 0x110
* SCT: yes
*/
#define HW_LRADC_DEBUG0 (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x110 + 0x0))
#define HW_LRADC_DEBUG0_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x110 + 0x4))
#define HW_LRADC_DEBUG0_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x110 + 0x8))
#define HW_LRADC_DEBUG0_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x110 + 0xc))
#define BP_LRADC_DEBUG0_READONLY 16
#define BM_LRADC_DEBUG0_READONLY 0xffff0000
#define BF_LRADC_DEBUG0_READONLY(v) (((v) << 16) & 0xffff0000)
#define BP_LRADC_DEBUG0_RSRVD1 12
#define BM_LRADC_DEBUG0_RSRVD1 0xf000
#define BF_LRADC_DEBUG0_RSRVD1(v) (((v) << 12) & 0xf000)
#define BP_LRADC_DEBUG0_STATE 0
#define BM_LRADC_DEBUG0_STATE 0xfff
#define BF_LRADC_DEBUG0_STATE(v) (((v) << 0) & 0xfff)
/**
* Register: HW_LRADC_DEBUG1
* Address: 0x120
* SCT: yes
*/
#define HW_LRADC_DEBUG1 (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x120 + 0x0))
#define HW_LRADC_DEBUG1_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x120 + 0x4))
#define HW_LRADC_DEBUG1_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x120 + 0x8))
#define HW_LRADC_DEBUG1_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x120 + 0xc))
#define BP_LRADC_DEBUG1_RSRVD3 24
#define BM_LRADC_DEBUG1_RSRVD3 0xff000000
#define BF_LRADC_DEBUG1_RSRVD3(v) (((v) << 24) & 0xff000000)
#define BP_LRADC_DEBUG1_REQUEST 16
#define BM_LRADC_DEBUG1_REQUEST 0xff0000
#define BF_LRADC_DEBUG1_REQUEST(v) (((v) << 16) & 0xff0000)
#define BP_LRADC_DEBUG1_RSRVD2 13
#define BM_LRADC_DEBUG1_RSRVD2 0xe000
#define BF_LRADC_DEBUG1_RSRVD2(v) (((v) << 13) & 0xe000)
#define BP_LRADC_DEBUG1_TESTMODE_COUNT 8
#define BM_LRADC_DEBUG1_TESTMODE_COUNT 0x1f00
#define BF_LRADC_DEBUG1_TESTMODE_COUNT(v) (((v) << 8) & 0x1f00)
#define BP_LRADC_DEBUG1_RSRVD1 3
#define BM_LRADC_DEBUG1_RSRVD1 0xf8
#define BF_LRADC_DEBUG1_RSRVD1(v) (((v) << 3) & 0xf8)
#define BP_LRADC_DEBUG1_TESTMODE6 2
#define BM_LRADC_DEBUG1_TESTMODE6 0x4
#define BV_LRADC_DEBUG1_TESTMODE6__NORMAL 0x0
#define BV_LRADC_DEBUG1_TESTMODE6__TEST 0x1
#define BF_LRADC_DEBUG1_TESTMODE6(v) (((v) << 2) & 0x4)
#define BF_LRADC_DEBUG1_TESTMODE6_V(v) ((BV_LRADC_DEBUG1_TESTMODE6__##v << 2) & 0x4)
#define BP_LRADC_DEBUG1_TESTMODE5 1
#define BM_LRADC_DEBUG1_TESTMODE5 0x2
#define BV_LRADC_DEBUG1_TESTMODE5__NORMAL 0x0
#define BV_LRADC_DEBUG1_TESTMODE5__TEST 0x1
#define BF_LRADC_DEBUG1_TESTMODE5(v) (((v) << 1) & 0x2)
#define BF_LRADC_DEBUG1_TESTMODE5_V(v) ((BV_LRADC_DEBUG1_TESTMODE5__##v << 1) & 0x2)
#define BP_LRADC_DEBUG1_TESTMODE 0
#define BM_LRADC_DEBUG1_TESTMODE 0x1
#define BV_LRADC_DEBUG1_TESTMODE__NORMAL 0x0
#define BV_LRADC_DEBUG1_TESTMODE__TEST 0x1
#define BF_LRADC_DEBUG1_TESTMODE(v) (((v) << 0) & 0x1)
#define BF_LRADC_DEBUG1_TESTMODE_V(v) ((BV_LRADC_DEBUG1_TESTMODE__##v << 0) & 0x1)
/**
* Register: HW_LRADC_CONVERSION
* Address: 0x130
* SCT: yes
*/
#define HW_LRADC_CONVERSION (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x130 + 0x0))
#define HW_LRADC_CONVERSION_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x130 + 0x4))
#define HW_LRADC_CONVERSION_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x130 + 0x8))
#define HW_LRADC_CONVERSION_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x130 + 0xc))
#define BP_LRADC_CONVERSION_RSRVD3 21
#define BM_LRADC_CONVERSION_RSRVD3 0xffe00000
#define BF_LRADC_CONVERSION_RSRVD3(v) (((v) << 21) & 0xffe00000)
#define BP_LRADC_CONVERSION_AUTOMATIC 20
#define BM_LRADC_CONVERSION_AUTOMATIC 0x100000
#define BV_LRADC_CONVERSION_AUTOMATIC__DISABLE 0x0
#define BV_LRADC_CONVERSION_AUTOMATIC__ENABLE 0x1
#define BF_LRADC_CONVERSION_AUTOMATIC(v) (((v) << 20) & 0x100000)
#define BF_LRADC_CONVERSION_AUTOMATIC_V(v) ((BV_LRADC_CONVERSION_AUTOMATIC__##v << 20) & 0x100000)
#define BP_LRADC_CONVERSION_RSRVD2 18
#define BM_LRADC_CONVERSION_RSRVD2 0xc0000
#define BF_LRADC_CONVERSION_RSRVD2(v) (((v) << 18) & 0xc0000)
#define BP_LRADC_CONVERSION_SCALE_FACTOR 16
#define BM_LRADC_CONVERSION_SCALE_FACTOR 0x30000
#define BV_LRADC_CONVERSION_SCALE_FACTOR__NIMH 0x0
#define BV_LRADC_CONVERSION_SCALE_FACTOR__DUAL_NIMH 0x1
#define BV_LRADC_CONVERSION_SCALE_FACTOR__LI_ION 0x2
#define BV_LRADC_CONVERSION_SCALE_FACTOR__ALT_LI_ION 0x3
#define BF_LRADC_CONVERSION_SCALE_FACTOR(v) (((v) << 16) & 0x30000)
#define BF_LRADC_CONVERSION_SCALE_FACTOR_V(v) ((BV_LRADC_CONVERSION_SCALE_FACTOR__##v << 16) & 0x30000)
#define BP_LRADC_CONVERSION_RSRVD1 10
#define BM_LRADC_CONVERSION_RSRVD1 0xfc00
#define BF_LRADC_CONVERSION_RSRVD1(v) (((v) << 10) & 0xfc00)
#define BP_LRADC_CONVERSION_SCALED_BATT_VOLTAGE 0
#define BM_LRADC_CONVERSION_SCALED_BATT_VOLTAGE 0x3ff
#define BF_LRADC_CONVERSION_SCALED_BATT_VOLTAGE(v) (((v) << 0) & 0x3ff)
/**
* Register: HW_LRADC_CTRL4
* Address: 0x140
* SCT: yes
*/
#define HW_LRADC_CTRL4 (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x140 + 0x0))
#define HW_LRADC_CTRL4_SET (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x140 + 0x4))
#define HW_LRADC_CTRL4_CLR (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x140 + 0x8))
#define HW_LRADC_CTRL4_TOG (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x140 + 0xc))
#define BP_LRADC_CTRL4_LRADC7SELECT 28
#define BM_LRADC_CTRL4_LRADC7SELECT 0xf0000000
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC7SELECT(v) (((v) << 28) & 0xf0000000)
#define BF_LRADC_CTRL4_LRADC7SELECT_V(v) ((BV_LRADC_CTRL4_LRADC7SELECT__##v << 28) & 0xf0000000)
#define BP_LRADC_CTRL4_LRADC6SELECT 24
#define BM_LRADC_CTRL4_LRADC6SELECT 0xf000000
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC6SELECT(v) (((v) << 24) & 0xf000000)
#define BF_LRADC_CTRL4_LRADC6SELECT_V(v) ((BV_LRADC_CTRL4_LRADC6SELECT__##v << 24) & 0xf000000)
#define BP_LRADC_CTRL4_LRADC5SELECT 20
#define BM_LRADC_CTRL4_LRADC5SELECT 0xf00000
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC5SELECT(v) (((v) << 20) & 0xf00000)
#define BF_LRADC_CTRL4_LRADC5SELECT_V(v) ((BV_LRADC_CTRL4_LRADC5SELECT__##v << 20) & 0xf00000)
#define BP_LRADC_CTRL4_LRADC4SELECT 16
#define BM_LRADC_CTRL4_LRADC4SELECT 0xf0000
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC4SELECT(v) (((v) << 16) & 0xf0000)
#define BF_LRADC_CTRL4_LRADC4SELECT_V(v) ((BV_LRADC_CTRL4_LRADC4SELECT__##v << 16) & 0xf0000)
#define BP_LRADC_CTRL4_LRADC3SELECT 12
#define BM_LRADC_CTRL4_LRADC3SELECT 0xf000
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC3SELECT(v) (((v) << 12) & 0xf000)
#define BF_LRADC_CTRL4_LRADC3SELECT_V(v) ((BV_LRADC_CTRL4_LRADC3SELECT__##v << 12) & 0xf000)
#define BP_LRADC_CTRL4_LRADC2SELECT 8
#define BM_LRADC_CTRL4_LRADC2SELECT 0xf00
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC2SELECT(v) (((v) << 8) & 0xf00)
#define BF_LRADC_CTRL4_LRADC2SELECT_V(v) ((BV_LRADC_CTRL4_LRADC2SELECT__##v << 8) & 0xf00)
#define BP_LRADC_CTRL4_LRADC1SELECT 4
#define BM_LRADC_CTRL4_LRADC1SELECT 0xf0
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC1SELECT(v) (((v) << 4) & 0xf0)
#define BF_LRADC_CTRL4_LRADC1SELECT_V(v) ((BV_LRADC_CTRL4_LRADC1SELECT__##v << 4) & 0xf0)
#define BP_LRADC_CTRL4_LRADC0SELECT 0
#define BM_LRADC_CTRL4_LRADC0SELECT 0xf
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL0 0x0
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL1 0x1
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL2 0x2
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL3 0x3
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL4 0x4
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL5 0x5
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL6 0x6
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL7 0x7
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL8 0x8
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL9 0x9
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL10 0xa
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL11 0xb
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL12 0xc
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL13 0xd
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL14 0xe
#define BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL15 0xf
#define BF_LRADC_CTRL4_LRADC0SELECT(v) (((v) << 0) & 0xf)
#define BF_LRADC_CTRL4_LRADC0SELECT_V(v) ((BV_LRADC_CTRL4_LRADC0SELECT__##v << 0) & 0xf)
/**
* Register: HW_LRADC_VERSION
* Address: 0x150
* SCT: no
*/
#define HW_LRADC_VERSION (*(volatile unsigned long *)(REGS_LRADC_BASE + 0x150))
#define BP_LRADC_VERSION_MAJOR 24
#define BM_LRADC_VERSION_MAJOR 0xff000000
#define BF_LRADC_VERSION_MAJOR(v) (((v) << 24) & 0xff000000)
#define BP_LRADC_VERSION_MINOR 16
#define BM_LRADC_VERSION_MINOR 0xff0000
#define BF_LRADC_VERSION_MINOR(v) (((v) << 16) & 0xff0000)
#define BP_LRADC_VERSION_STEP 0
#define BM_LRADC_VERSION_STEP 0xffff
#define BF_LRADC_VERSION_STEP(v) (((v) << 0) & 0xffff)
#endif /* __HEADERGEN__IMX233__LRADC__H__ */
|