blob: d1ef6f260840769af181c2ba537576ae024f5006 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
|
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* This file was automatically generated by headergen, DO NOT EDIT it.
* headergen version: 2.1.7
* XML versions: stmp3700:3.2.0
*
* Copyright (C) 2013 by Amaury Pouly
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef __HEADERGEN__STMP3700__UARTDBG__H__
#define __HEADERGEN__STMP3700__UARTDBG__H__
#define REGS_UARTDBG_BASE (0x80070000)
#define REGS_UARTDBG_VERSION "3.2.0"
/**
* Register: HW_UARTDBG_DR
* Address: 0
* SCT: no
*/
#define HW_UARTDBG_DR (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x0))
#define BP_UARTDBG_DR_UNAVAILABLE 16
#define BM_UARTDBG_DR_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_DR_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_DR_RESERVED 12
#define BM_UARTDBG_DR_RESERVED 0xf000
#define BF_UARTDBG_DR_RESERVED(v) (((v) << 12) & 0xf000)
#define BP_UARTDBG_DR_OE 11
#define BM_UARTDBG_DR_OE 0x800
#define BF_UARTDBG_DR_OE(v) (((v) << 11) & 0x800)
#define BP_UARTDBG_DR_BE 10
#define BM_UARTDBG_DR_BE 0x400
#define BF_UARTDBG_DR_BE(v) (((v) << 10) & 0x400)
#define BP_UARTDBG_DR_PE 9
#define BM_UARTDBG_DR_PE 0x200
#define BF_UARTDBG_DR_PE(v) (((v) << 9) & 0x200)
#define BP_UARTDBG_DR_FE 8
#define BM_UARTDBG_DR_FE 0x100
#define BF_UARTDBG_DR_FE(v) (((v) << 8) & 0x100)
#define BP_UARTDBG_DR_DATA 0
#define BM_UARTDBG_DR_DATA 0xff
#define BF_UARTDBG_DR_DATA(v) (((v) << 0) & 0xff)
/**
* Register: HW_UARTDBG_RSR_ECR
* Address: 0x4
* SCT: no
*/
#define HW_UARTDBG_RSR_ECR (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x4))
#define BP_UARTDBG_RSR_ECR_UNAVAILABLE 8
#define BM_UARTDBG_RSR_ECR_UNAVAILABLE 0xffffff00
#define BF_UARTDBG_RSR_ECR_UNAVAILABLE(v) (((v) << 8) & 0xffffff00)
#define BP_UARTDBG_RSR_ECR_EC 4
#define BM_UARTDBG_RSR_ECR_EC 0xf0
#define BF_UARTDBG_RSR_ECR_EC(v) (((v) << 4) & 0xf0)
#define BP_UARTDBG_RSR_ECR_OE 3
#define BM_UARTDBG_RSR_ECR_OE 0x8
#define BF_UARTDBG_RSR_ECR_OE(v) (((v) << 3) & 0x8)
#define BP_UARTDBG_RSR_ECR_BE 2
#define BM_UARTDBG_RSR_ECR_BE 0x4
#define BF_UARTDBG_RSR_ECR_BE(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_RSR_ECR_PE 1
#define BM_UARTDBG_RSR_ECR_PE 0x2
#define BF_UARTDBG_RSR_ECR_PE(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_RSR_ECR_FE 0
#define BM_UARTDBG_RSR_ECR_FE 0x1
#define BF_UARTDBG_RSR_ECR_FE(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_FR
* Address: 0x18
* SCT: no
*/
#define HW_UARTDBG_FR (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x18))
#define BP_UARTDBG_FR_UNAVAILABLE 16
#define BM_UARTDBG_FR_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_FR_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_FR_RESERVED 9
#define BM_UARTDBG_FR_RESERVED 0xfe00
#define BF_UARTDBG_FR_RESERVED(v) (((v) << 9) & 0xfe00)
#define BP_UARTDBG_FR_RI 8
#define BM_UARTDBG_FR_RI 0x100
#define BF_UARTDBG_FR_RI(v) (((v) << 8) & 0x100)
#define BP_UARTDBG_FR_TXFE 7
#define BM_UARTDBG_FR_TXFE 0x80
#define BF_UARTDBG_FR_TXFE(v) (((v) << 7) & 0x80)
#define BP_UARTDBG_FR_RXFF 6
#define BM_UARTDBG_FR_RXFF 0x40
#define BF_UARTDBG_FR_RXFF(v) (((v) << 6) & 0x40)
#define BP_UARTDBG_FR_TXFF 5
#define BM_UARTDBG_FR_TXFF 0x20
#define BF_UARTDBG_FR_TXFF(v) (((v) << 5) & 0x20)
#define BP_UARTDBG_FR_RXFE 4
#define BM_UARTDBG_FR_RXFE 0x10
#define BF_UARTDBG_FR_RXFE(v) (((v) << 4) & 0x10)
#define BP_UARTDBG_FR_BUSY 3
#define BM_UARTDBG_FR_BUSY 0x8
#define BF_UARTDBG_FR_BUSY(v) (((v) << 3) & 0x8)
#define BP_UARTDBG_FR_DCD 2
#define BM_UARTDBG_FR_DCD 0x4
#define BF_UARTDBG_FR_DCD(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_FR_DSR 1
#define BM_UARTDBG_FR_DSR 0x2
#define BF_UARTDBG_FR_DSR(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_FR_CTS 0
#define BM_UARTDBG_FR_CTS 0x1
#define BF_UARTDBG_FR_CTS(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_ILPR
* Address: 0x20
* SCT: no
*/
#define HW_UARTDBG_ILPR (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x20))
#define BP_UARTDBG_ILPR_UNAVAILABLE 8
#define BM_UARTDBG_ILPR_UNAVAILABLE 0xffffff00
#define BF_UARTDBG_ILPR_UNAVAILABLE(v) (((v) << 8) & 0xffffff00)
#define BP_UARTDBG_ILPR_ILPDVSR 0
#define BM_UARTDBG_ILPR_ILPDVSR 0xff
#define BF_UARTDBG_ILPR_ILPDVSR(v) (((v) << 0) & 0xff)
/**
* Register: HW_UARTDBG_IBRD
* Address: 0x24
* SCT: no
*/
#define HW_UARTDBG_IBRD (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x24))
#define BP_UARTDBG_IBRD_UNAVAILABLE 16
#define BM_UARTDBG_IBRD_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_IBRD_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_IBRD_BAUD_DIVINT 0
#define BM_UARTDBG_IBRD_BAUD_DIVINT 0xffff
#define BF_UARTDBG_IBRD_BAUD_DIVINT(v) (((v) << 0) & 0xffff)
/**
* Register: HW_UARTDBG_FBRD
* Address: 0x28
* SCT: no
*/
#define HW_UARTDBG_FBRD (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x28))
#define BP_UARTDBG_FBRD_UNAVAILABLE 8
#define BM_UARTDBG_FBRD_UNAVAILABLE 0xffffff00
#define BF_UARTDBG_FBRD_UNAVAILABLE(v) (((v) << 8) & 0xffffff00)
#define BP_UARTDBG_FBRD_RESERVED 6
#define BM_UARTDBG_FBRD_RESERVED 0xc0
#define BF_UARTDBG_FBRD_RESERVED(v) (((v) << 6) & 0xc0)
#define BP_UARTDBG_FBRD_BAUD_DIVFRAC 0
#define BM_UARTDBG_FBRD_BAUD_DIVFRAC 0x3f
#define BF_UARTDBG_FBRD_BAUD_DIVFRAC(v) (((v) << 0) & 0x3f)
/**
* Register: HW_UARTDBG_LCR_H
* Address: 0x2c
* SCT: no
*/
#define HW_UARTDBG_LCR_H (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x2c))
#define BP_UARTDBG_LCR_H_UNAVAILABLE 16
#define BM_UARTDBG_LCR_H_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_LCR_H_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_LCR_H_RESERVED 8
#define BM_UARTDBG_LCR_H_RESERVED 0xff00
#define BF_UARTDBG_LCR_H_RESERVED(v) (((v) << 8) & 0xff00)
#define BP_UARTDBG_LCR_H_SPS 7
#define BM_UARTDBG_LCR_H_SPS 0x80
#define BF_UARTDBG_LCR_H_SPS(v) (((v) << 7) & 0x80)
#define BP_UARTDBG_LCR_H_WLEN 5
#define BM_UARTDBG_LCR_H_WLEN 0x60
#define BF_UARTDBG_LCR_H_WLEN(v) (((v) << 5) & 0x60)
#define BP_UARTDBG_LCR_H_FEN 4
#define BM_UARTDBG_LCR_H_FEN 0x10
#define BF_UARTDBG_LCR_H_FEN(v) (((v) << 4) & 0x10)
#define BP_UARTDBG_LCR_H_STP2 3
#define BM_UARTDBG_LCR_H_STP2 0x8
#define BF_UARTDBG_LCR_H_STP2(v) (((v) << 3) & 0x8)
#define BP_UARTDBG_LCR_H_EPS 2
#define BM_UARTDBG_LCR_H_EPS 0x4
#define BF_UARTDBG_LCR_H_EPS(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_LCR_H_PEN 1
#define BM_UARTDBG_LCR_H_PEN 0x2
#define BF_UARTDBG_LCR_H_PEN(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_LCR_H_BRK 0
#define BM_UARTDBG_LCR_H_BRK 0x1
#define BF_UARTDBG_LCR_H_BRK(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_CR
* Address: 0x30
* SCT: no
*/
#define HW_UARTDBG_CR (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x30))
#define BP_UARTDBG_CR_UNAVAILABLE 16
#define BM_UARTDBG_CR_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_CR_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_CR_CTSEN 15
#define BM_UARTDBG_CR_CTSEN 0x8000
#define BF_UARTDBG_CR_CTSEN(v) (((v) << 15) & 0x8000)
#define BP_UARTDBG_CR_RTSEN 14
#define BM_UARTDBG_CR_RTSEN 0x4000
#define BF_UARTDBG_CR_RTSEN(v) (((v) << 14) & 0x4000)
#define BP_UARTDBG_CR_OUT2 13
#define BM_UARTDBG_CR_OUT2 0x2000
#define BF_UARTDBG_CR_OUT2(v) (((v) << 13) & 0x2000)
#define BP_UARTDBG_CR_OUT1 12
#define BM_UARTDBG_CR_OUT1 0x1000
#define BF_UARTDBG_CR_OUT1(v) (((v) << 12) & 0x1000)
#define BP_UARTDBG_CR_RTS 11
#define BM_UARTDBG_CR_RTS 0x800
#define BF_UARTDBG_CR_RTS(v) (((v) << 11) & 0x800)
#define BP_UARTDBG_CR_DTR 10
#define BM_UARTDBG_CR_DTR 0x400
#define BF_UARTDBG_CR_DTR(v) (((v) << 10) & 0x400)
#define BP_UARTDBG_CR_RXE 9
#define BM_UARTDBG_CR_RXE 0x200
#define BF_UARTDBG_CR_RXE(v) (((v) << 9) & 0x200)
#define BP_UARTDBG_CR_TXE 8
#define BM_UARTDBG_CR_TXE 0x100
#define BF_UARTDBG_CR_TXE(v) (((v) << 8) & 0x100)
#define BP_UARTDBG_CR_LBE 7
#define BM_UARTDBG_CR_LBE 0x80
#define BF_UARTDBG_CR_LBE(v) (((v) << 7) & 0x80)
#define BP_UARTDBG_CR_RESERVED 3
#define BM_UARTDBG_CR_RESERVED 0x78
#define BF_UARTDBG_CR_RESERVED(v) (((v) << 3) & 0x78)
#define BP_UARTDBG_CR_SIRLP 2
#define BM_UARTDBG_CR_SIRLP 0x4
#define BF_UARTDBG_CR_SIRLP(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_CR_SIREN 1
#define BM_UARTDBG_CR_SIREN 0x2
#define BF_UARTDBG_CR_SIREN(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_CR_UARTEN 0
#define BM_UARTDBG_CR_UARTEN 0x1
#define BF_UARTDBG_CR_UARTEN(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_IFLS
* Address: 0x34
* SCT: no
*/
#define HW_UARTDBG_IFLS (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x34))
#define BP_UARTDBG_IFLS_UNAVAILABLE 16
#define BM_UARTDBG_IFLS_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_IFLS_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_IFLS_RESERVED 6
#define BM_UARTDBG_IFLS_RESERVED 0xffc0
#define BF_UARTDBG_IFLS_RESERVED(v) (((v) << 6) & 0xffc0)
#define BP_UARTDBG_IFLS_RXIFLSEL 3
#define BM_UARTDBG_IFLS_RXIFLSEL 0x38
#define BV_UARTDBG_IFLS_RXIFLSEL__NOT_EMPTY 0x0
#define BV_UARTDBG_IFLS_RXIFLSEL__ONE_QUARTER 0x1
#define BV_UARTDBG_IFLS_RXIFLSEL__ONE_HALF 0x2
#define BV_UARTDBG_IFLS_RXIFLSEL__THREE_QUARTERS 0x3
#define BV_UARTDBG_IFLS_RXIFLSEL__SEVEN_EIGHTHS 0x4
#define BV_UARTDBG_IFLS_RXIFLSEL__INVALID5 0x5
#define BV_UARTDBG_IFLS_RXIFLSEL__INVALID6 0x6
#define BV_UARTDBG_IFLS_RXIFLSEL__INVALID7 0x7
#define BF_UARTDBG_IFLS_RXIFLSEL(v) (((v) << 3) & 0x38)
#define BF_UARTDBG_IFLS_RXIFLSEL_V(v) ((BV_UARTDBG_IFLS_RXIFLSEL__##v << 3) & 0x38)
#define BP_UARTDBG_IFLS_TXIFLSEL 0
#define BM_UARTDBG_IFLS_TXIFLSEL 0x7
#define BV_UARTDBG_IFLS_TXIFLSEL__EMPTY 0x0
#define BV_UARTDBG_IFLS_TXIFLSEL__ONE_QUARTER 0x1
#define BV_UARTDBG_IFLS_TXIFLSEL__ONE_HALF 0x2
#define BV_UARTDBG_IFLS_TXIFLSEL__THREE_QUARTERS 0x3
#define BV_UARTDBG_IFLS_TXIFLSEL__SEVEN_EIGHTHS 0x4
#define BV_UARTDBG_IFLS_TXIFLSEL__INVALID5 0x5
#define BV_UARTDBG_IFLS_TXIFLSEL__INVALID6 0x6
#define BV_UARTDBG_IFLS_TXIFLSEL__INVALID7 0x7
#define BF_UARTDBG_IFLS_TXIFLSEL(v) (((v) << 0) & 0x7)
#define BF_UARTDBG_IFLS_TXIFLSEL_V(v) ((BV_UARTDBG_IFLS_TXIFLSEL__##v << 0) & 0x7)
/**
* Register: HW_UARTDBG_IMSC
* Address: 0x38
* SCT: no
*/
#define HW_UARTDBG_IMSC (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x38))
#define BP_UARTDBG_IMSC_UNAVAILABLE 16
#define BM_UARTDBG_IMSC_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_IMSC_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_IMSC_RESERVED 11
#define BM_UARTDBG_IMSC_RESERVED 0xf800
#define BF_UARTDBG_IMSC_RESERVED(v) (((v) << 11) & 0xf800)
#define BP_UARTDBG_IMSC_OEIM 10
#define BM_UARTDBG_IMSC_OEIM 0x400
#define BF_UARTDBG_IMSC_OEIM(v) (((v) << 10) & 0x400)
#define BP_UARTDBG_IMSC_BEIM 9
#define BM_UARTDBG_IMSC_BEIM 0x200
#define BF_UARTDBG_IMSC_BEIM(v) (((v) << 9) & 0x200)
#define BP_UARTDBG_IMSC_PEIM 8
#define BM_UARTDBG_IMSC_PEIM 0x100
#define BF_UARTDBG_IMSC_PEIM(v) (((v) << 8) & 0x100)
#define BP_UARTDBG_IMSC_FEIM 7
#define BM_UARTDBG_IMSC_FEIM 0x80
#define BF_UARTDBG_IMSC_FEIM(v) (((v) << 7) & 0x80)
#define BP_UARTDBG_IMSC_RTIM 6
#define BM_UARTDBG_IMSC_RTIM 0x40
#define BF_UARTDBG_IMSC_RTIM(v) (((v) << 6) & 0x40)
#define BP_UARTDBG_IMSC_TXIM 5
#define BM_UARTDBG_IMSC_TXIM 0x20
#define BF_UARTDBG_IMSC_TXIM(v) (((v) << 5) & 0x20)
#define BP_UARTDBG_IMSC_RXIM 4
#define BM_UARTDBG_IMSC_RXIM 0x10
#define BF_UARTDBG_IMSC_RXIM(v) (((v) << 4) & 0x10)
#define BP_UARTDBG_IMSC_DSRMIM 3
#define BM_UARTDBG_IMSC_DSRMIM 0x8
#define BF_UARTDBG_IMSC_DSRMIM(v) (((v) << 3) & 0x8)
#define BP_UARTDBG_IMSC_DCDMIM 2
#define BM_UARTDBG_IMSC_DCDMIM 0x4
#define BF_UARTDBG_IMSC_DCDMIM(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_IMSC_CTSMIM 1
#define BM_UARTDBG_IMSC_CTSMIM 0x2
#define BF_UARTDBG_IMSC_CTSMIM(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_IMSC_RIMIM 0
#define BM_UARTDBG_IMSC_RIMIM 0x1
#define BF_UARTDBG_IMSC_RIMIM(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_RIS
* Address: 0x3c
* SCT: no
*/
#define HW_UARTDBG_RIS (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x3c))
#define BP_UARTDBG_RIS_UNAVAILABLE 16
#define BM_UARTDBG_RIS_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_RIS_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_RIS_RESERVED 11
#define BM_UARTDBG_RIS_RESERVED 0xf800
#define BF_UARTDBG_RIS_RESERVED(v) (((v) << 11) & 0xf800)
#define BP_UARTDBG_RIS_OERIS 10
#define BM_UARTDBG_RIS_OERIS 0x400
#define BF_UARTDBG_RIS_OERIS(v) (((v) << 10) & 0x400)
#define BP_UARTDBG_RIS_BERIS 9
#define BM_UARTDBG_RIS_BERIS 0x200
#define BF_UARTDBG_RIS_BERIS(v) (((v) << 9) & 0x200)
#define BP_UARTDBG_RIS_PERIS 8
#define BM_UARTDBG_RIS_PERIS 0x100
#define BF_UARTDBG_RIS_PERIS(v) (((v) << 8) & 0x100)
#define BP_UARTDBG_RIS_FERIS 7
#define BM_UARTDBG_RIS_FERIS 0x80
#define BF_UARTDBG_RIS_FERIS(v) (((v) << 7) & 0x80)
#define BP_UARTDBG_RIS_RTRIS 6
#define BM_UARTDBG_RIS_RTRIS 0x40
#define BF_UARTDBG_RIS_RTRIS(v) (((v) << 6) & 0x40)
#define BP_UARTDBG_RIS_TXRIS 5
#define BM_UARTDBG_RIS_TXRIS 0x20
#define BF_UARTDBG_RIS_TXRIS(v) (((v) << 5) & 0x20)
#define BP_UARTDBG_RIS_RXRIS 4
#define BM_UARTDBG_RIS_RXRIS 0x10
#define BF_UARTDBG_RIS_RXRIS(v) (((v) << 4) & 0x10)
#define BP_UARTDBG_RIS_DSRRMIS 3
#define BM_UARTDBG_RIS_DSRRMIS 0x8
#define BF_UARTDBG_RIS_DSRRMIS(v) (((v) << 3) & 0x8)
#define BP_UARTDBG_RIS_DCDRMIS 2
#define BM_UARTDBG_RIS_DCDRMIS 0x4
#define BF_UARTDBG_RIS_DCDRMIS(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_RIS_CTSRMIS 1
#define BM_UARTDBG_RIS_CTSRMIS 0x2
#define BF_UARTDBG_RIS_CTSRMIS(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_RIS_RIRMIS 0
#define BM_UARTDBG_RIS_RIRMIS 0x1
#define BF_UARTDBG_RIS_RIRMIS(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_MIS
* Address: 0x40
* SCT: no
*/
#define HW_UARTDBG_MIS (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x40))
#define BP_UARTDBG_MIS_UNAVAILABLE 16
#define BM_UARTDBG_MIS_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_MIS_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_MIS_RESERVED 11
#define BM_UARTDBG_MIS_RESERVED 0xf800
#define BF_UARTDBG_MIS_RESERVED(v) (((v) << 11) & 0xf800)
#define BP_UARTDBG_MIS_OEMIS 10
#define BM_UARTDBG_MIS_OEMIS 0x400
#define BF_UARTDBG_MIS_OEMIS(v) (((v) << 10) & 0x400)
#define BP_UARTDBG_MIS_BEMIS 9
#define BM_UARTDBG_MIS_BEMIS 0x200
#define BF_UARTDBG_MIS_BEMIS(v) (((v) << 9) & 0x200)
#define BP_UARTDBG_MIS_PEMIS 8
#define BM_UARTDBG_MIS_PEMIS 0x100
#define BF_UARTDBG_MIS_PEMIS(v) (((v) << 8) & 0x100)
#define BP_UARTDBG_MIS_FEMIS 7
#define BM_UARTDBG_MIS_FEMIS 0x80
#define BF_UARTDBG_MIS_FEMIS(v) (((v) << 7) & 0x80)
#define BP_UARTDBG_MIS_RTMIS 6
#define BM_UARTDBG_MIS_RTMIS 0x40
#define BF_UARTDBG_MIS_RTMIS(v) (((v) << 6) & 0x40)
#define BP_UARTDBG_MIS_TXMIS 5
#define BM_UARTDBG_MIS_TXMIS 0x20
#define BF_UARTDBG_MIS_TXMIS(v) (((v) << 5) & 0x20)
#define BP_UARTDBG_MIS_RXMIS 4
#define BM_UARTDBG_MIS_RXMIS 0x10
#define BF_UARTDBG_MIS_RXMIS(v) (((v) << 4) & 0x10)
#define BP_UARTDBG_MIS_DSRMMIS 3
#define BM_UARTDBG_MIS_DSRMMIS 0x8
#define BF_UARTDBG_MIS_DSRMMIS(v) (((v) << 3) & 0x8)
#define BP_UARTDBG_MIS_DCDMMIS 2
#define BM_UARTDBG_MIS_DCDMMIS 0x4
#define BF_UARTDBG_MIS_DCDMMIS(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_MIS_CTSMMIS 1
#define BM_UARTDBG_MIS_CTSMMIS 0x2
#define BF_UARTDBG_MIS_CTSMMIS(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_MIS_RIMMIS 0
#define BM_UARTDBG_MIS_RIMMIS 0x1
#define BF_UARTDBG_MIS_RIMMIS(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_ICR
* Address: 0x44
* SCT: no
*/
#define HW_UARTDBG_ICR (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x44))
#define BP_UARTDBG_ICR_UNAVAILABLE 16
#define BM_UARTDBG_ICR_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_ICR_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_ICR_RESERVED 11
#define BM_UARTDBG_ICR_RESERVED 0xf800
#define BF_UARTDBG_ICR_RESERVED(v) (((v) << 11) & 0xf800)
#define BP_UARTDBG_ICR_OEIC 10
#define BM_UARTDBG_ICR_OEIC 0x400
#define BF_UARTDBG_ICR_OEIC(v) (((v) << 10) & 0x400)
#define BP_UARTDBG_ICR_BEIC 9
#define BM_UARTDBG_ICR_BEIC 0x200
#define BF_UARTDBG_ICR_BEIC(v) (((v) << 9) & 0x200)
#define BP_UARTDBG_ICR_PEIC 8
#define BM_UARTDBG_ICR_PEIC 0x100
#define BF_UARTDBG_ICR_PEIC(v) (((v) << 8) & 0x100)
#define BP_UARTDBG_ICR_FEIC 7
#define BM_UARTDBG_ICR_FEIC 0x80
#define BF_UARTDBG_ICR_FEIC(v) (((v) << 7) & 0x80)
#define BP_UARTDBG_ICR_RTIC 6
#define BM_UARTDBG_ICR_RTIC 0x40
#define BF_UARTDBG_ICR_RTIC(v) (((v) << 6) & 0x40)
#define BP_UARTDBG_ICR_TXIC 5
#define BM_UARTDBG_ICR_TXIC 0x20
#define BF_UARTDBG_ICR_TXIC(v) (((v) << 5) & 0x20)
#define BP_UARTDBG_ICR_RXIC 4
#define BM_UARTDBG_ICR_RXIC 0x10
#define BF_UARTDBG_ICR_RXIC(v) (((v) << 4) & 0x10)
#define BP_UARTDBG_ICR_DSRMIC 3
#define BM_UARTDBG_ICR_DSRMIC 0x8
#define BF_UARTDBG_ICR_DSRMIC(v) (((v) << 3) & 0x8)
#define BP_UARTDBG_ICR_DCDMIC 2
#define BM_UARTDBG_ICR_DCDMIC 0x4
#define BF_UARTDBG_ICR_DCDMIC(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_ICR_CTSMIC 1
#define BM_UARTDBG_ICR_CTSMIC 0x2
#define BF_UARTDBG_ICR_CTSMIC(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_ICR_RIMIC 0
#define BM_UARTDBG_ICR_RIMIC 0x1
#define BF_UARTDBG_ICR_RIMIC(v) (((v) << 0) & 0x1)
/**
* Register: HW_UARTDBG_DMACR
* Address: 0x48
* SCT: no
*/
#define HW_UARTDBG_DMACR (*(volatile unsigned long *)(REGS_UARTDBG_BASE + 0x48))
#define BP_UARTDBG_DMACR_UNAVAILABLE 16
#define BM_UARTDBG_DMACR_UNAVAILABLE 0xffff0000
#define BF_UARTDBG_DMACR_UNAVAILABLE(v) (((v) << 16) & 0xffff0000)
#define BP_UARTDBG_DMACR_RESERVED 3
#define BM_UARTDBG_DMACR_RESERVED 0xfff8
#define BF_UARTDBG_DMACR_RESERVED(v) (((v) << 3) & 0xfff8)
#define BP_UARTDBG_DMACR_DMAONERR 2
#define BM_UARTDBG_DMACR_DMAONERR 0x4
#define BF_UARTDBG_DMACR_DMAONERR(v) (((v) << 2) & 0x4)
#define BP_UARTDBG_DMACR_TXDMAE 1
#define BM_UARTDBG_DMACR_TXDMAE 0x2
#define BF_UARTDBG_DMACR_TXDMAE(v) (((v) << 1) & 0x2)
#define BP_UARTDBG_DMACR_RXDMAE 0
#define BM_UARTDBG_DMACR_RXDMAE 0x1
#define BF_UARTDBG_DMACR_RXDMAE(v) (((v) << 0) & 0x1)
#endif /* __HEADERGEN__STMP3700__UARTDBG__H__ */
|