summaryrefslogtreecommitdiffstats
path: root/firmware/target/arm/pp/adc-pp5020.c
blob: e3c45517277bc4fd121a85bb686a50219e57b6db (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2006 by Barry Wardell
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#include "config.h"
#include "cpu.h"
#include "system.h"
#include "kernel.h"
#include "thread.h"
#include "adc.h"

#define ADC_ADDR            (*(volatile unsigned long*)(0x7000ad00))
#define ADC_STATUS          (*(volatile unsigned long*)(0x7000ad04))
#define ADC_DATA_1          (*(volatile unsigned long*)(0x7000ad20))
#define ADC_DATA_2          (*(volatile unsigned long*)(0x7000ad24))
#define ADC_INIT            (*(volatile unsigned long*)(0x7000ad2c))

#if defined(PBELL_VIBE500)
#define ADC_UNK             (*(volatile unsigned long*)(0x7000002c))
#endif

static unsigned short adcdata[NUM_ADC_CHANNELS];

/* Scan ADC so that adcdata[channel] gets updated. */
unsigned short adc_scan(int channel)
{
    unsigned int adc_data_1;
    unsigned int adc_data_2;

    if (channel >= NUM_ADC_CHANNELS)
        return 0;

    /* Start conversion */
    ADC_ADDR |= 0x80000000;

    /* Wait for conversion to complete */
    while((ADC_STATUS & (0x40<<8*channel))==0);

    /* Stop conversion */
    ADC_ADDR &=~ 0x80000000;

    /* ADC_DATA_1 and ADC_DATA_2 are both four bytes, one byte per channel.
       For each channel, ADC_DATA_1 stores the 8-bit msb, ADC_DATA_2 stores the
       2-bit lsb (in bits 0 and 1). Each channel is 10 bits total. */
    adc_data_1 = ((ADC_DATA_1 >> (8*channel)) & 0xff);
    adc_data_2 = ((ADC_DATA_2 >> (8*channel+6)) & 0x3);

    adcdata[channel] = (adc_data_1<<2 | adc_data_2);

#if !(defined(PHILIPS_HDD1630) || defined(PHILIPS_HDD6330) ||\
      defined(SAMSUNG_YH820) || defined(SAMSUNG_YH920) ||\
      defined(SAMSUNG_YH925))
    /* ADC values read low if PLL is enabled */
    if(PLL_CONTROL & 0x80000000){
        adcdata[channel] += 0x14;
        if(adcdata[channel] > 0x400)
            adcdata[channel] = 0x400;
    }
#endif

    return adcdata[channel];
}

/* Read 10-bit channel data */
unsigned short adc_read(int channel)
{
    return adcdata[channel];
}

static int adc_counter;

static void adc_tick(void)
{
    if(++adc_counter == HZ)
    {
        adc_counter = 0;
        adc_scan(0);
        adc_scan(1);
        adc_scan(2);
        adc_scan(3);
    }
}

/* Figured out from how the OF does things */
void adc_init(void)
{
#if defined(PBELL_VIBE500)
    ADC_UNK |= 0x1000;
#endif

#if defined(PHILIPS_HDD1630) || defined(PHILIPS_HDD6330)
    ADC_INIT = 0;
#else
    ADC_INIT |= 1;
    ADC_INIT |= 0x40000000;
#endif
    udelay(100);

    /* Reset ADC */
    DEV_RS2 |= 0x20;
    udelay(100);

    DEV_RS2 &=~ 0x20;
    udelay(100);

    /* Enable ADC */
    DEV_EN2 |= 0x20;
    udelay(100);

    ADC_CLOCK_SRC |= 0x3;
    udelay(100);

    ADC_ADDR = 0;
    ADC_ADDR |= 0x40;

#if !(defined(PHILIPS_HDD1630) || defined(PHILIPS_HDD6330))
    ADC_ADDR |= 0x20000000;
    udelay(100);

    ADC_INIT;
    ADC_INIT = 0;
    udelay(100);
#endif

    ADC_STATUS = 0;

    /* Enable channel 0 (battery) */
    DEV_INIT1  &=~0x3;
    ADC_ADDR   |= 0x1000000;
    ADC_STATUS |= 0x20;

    /* Enable channel 1 (unknown) */
    DEV_INIT1  &=~0x30;
    ADC_ADDR   |= 0x2000000;
    ADC_STATUS |= 0x2000;

#if defined (IRIVER_H10) || defined(IRIVER_H10_5GB) || \
    defined(MROBE_100)
    /* Enable channel 2 (H10:remote) */
    DEV_INIT1  &=~0x300;
    DEV_INIT1  |= 0x100;
    ADC_ADDR   |= 0x4000000;
    ADC_STATUS |= 0x200000;

    /* Enable channel 3 (H10:scroll pad) */
    DEV_INIT1  &=~0x3000;
    DEV_INIT1  |= 0x1000;
    ADC_ADDR   |= 0x8000000;
    ADC_STATUS |= 0x20000000;
#endif

#if defined(PHILIPS_HDD1630) || defined(PHILIPS_HDD6330)
    ADC_INIT |= 0x80000000;
    udelay(100);
    ADC_INIT = 0;
#endif

    /* Force a scan of all channels to get initial values */
    adc_scan(0);
    adc_scan(1);
    adc_scan(2);
    adc_scan(3);

    tick_add_task(adc_tick);
}