blob: b0baa90037cd4d2e04d5b10d92b6326f8c64fd7b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2006,2007 by Greg White
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
/* This file MUST be included in your system-target.h file if you want arm
* cache coherence functions to be called (I.E. during codec load, etc).
*/
#ifndef MMU_S5L8700_H
#define MMU_S5L8700_H
/* Cleans entire DCache */
void clean_dcache(void);
/* Invalidate entire DCache */
/* will do writeback */
void invalidate_dcache(void);
/* Invalidate entire ICache and DCache */
/* will do writeback */
void invalidate_idcache(void);
#define HAVE_CPUCACHE_INVALIDATE
#define HAVE_CPUCACHE_FLUSH
#endif /* MMU_S5L8700_H */
|