summaryrefslogtreecommitdiffstats
path: root/firmware/target/arm/s5l8702/boot.lds
blob: 61f23b9c227748ef0a85e0ca2696ee8c13b0bfce (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
#define ASM
#include "config.h"
#include "cpu.h"

ENTRY(start)
#ifdef ROCKBOX_LITTLE_ENDIAN
OUTPUT_FORMAT(elf32-littlearm)
#else
OUTPUT_FORMAT(elf32-bigarm)
#endif
OUTPUT_ARCH(arm)
STARTUP(target/arm/s5l8702/crt0.o)

#define MAX_LOADSIZE 8M  /* reserved for loading Rockbox binary */

#ifdef IPOD_NANO2G
#define DRAMORIG 0x08000000 + ((MEMORYSIZE - 1) * 0x100000)
#define DRAMSIZE 0x00100000

#define IRAMORIG 0x22000000
#define IRAMSIZE 256K

MEMORY
{
    DRAM  : ORIGIN = DRAMORIG, LENGTH = DRAMSIZE
    IRAM  : ORIGIN = IRAMORIG, LENGTH = IRAMSIZE
}
#define LOAD_AREA IRAM
#define VECT_AREA IRAM
#define BSS_AREA  DRAM

#elif defined(IPOD_6G)
MEMORY
{
    DRAM  : ORIGIN = DRAM_ORIG, LENGTH = DRAM_SIZE
    IRAM  : ORIGIN = IRAM_ORIG, LENGTH = IRAM_SIZE

    /* s5l8702 maps address 0 to ROM, IRAM or DRAM */
    VECT_AREA : ORIGIN = 0, LENGTH = 1K

    /* IRAM region where loaded IM3 body will be moved and executed,
       preserving the loaded IM3 header (0x800 bytes) at IRAM1_ORIG */
    MOVE_AREA : ORIGIN = IRAM1_ORIG + 0x800,
                LENGTH = IRAM1_SIZE - 0x800

    /* DRAM region for BSS */
    BSS_AREA  : ORIGIN = DRAM_ORIG + MAX_LOADSIZE,
                LENGTH = DRAM_SIZE - MAX_LOADSIZE - TTB_SIZE
}
#define LOAD_AREA   MOVE_AREA

#else
#error No target defined!
#endif


SECTIONS
{
  _dfuloadaddr = IRAM0_ORIG ;
  _movestart = LOADADDR(.text) ;
  _moveend = LOADADDR(.data) + SIZEOF(.data) ;

#ifdef NEEDS_INTVECT_COPYING
  .intvect : {
    _intvectstart = . ;
    *(.intvect)
    _intvectend = _newstart ;
  } >VECT_AREA AT> LOAD_AREA
  _intvectcopy = LOADADDR(.intvect) ;
#endif

  .text : {
#ifndef NEEDS_INTVECT_COPYING
    *(.intvect)
#endif
    *(.init.text)
    *(.text*)
    *(.glue_7*)
  } > LOAD_AREA

  .rodata : {
    *(.rodata*)
    . = ALIGN(0x4);
  } > LOAD_AREA

  .data : {
    _datastart = . ;
    *(.irodata*)
    *(.icode*)
    *(.idata*)
    *(.data*)
    *(.ncdata*);
    . = ALIGN(0x20);  /* align move size */
    _dataend = . ;
  } > LOAD_AREA

  .stack (NOLOAD) :
  {
     *(.stack)
     _stackbegin = .;
     stackbegin = .;
     . += 0x2000;
     _stackend = .;
     stackend = .;
     _irqstackbegin = .;
     . += 0x400;
     _irqstackend = .;
     _fiqstackbegin = .;
     . += 0x400;
     _fiqstackend = .;
  } > LOAD_AREA

  .bss (NOLOAD) : {
     _edata = .;
     *(.bss*);
     *(.ibss*);
     *(.ncbss*);
     *(COMMON);
    . = ALIGN(0x20);  /* align bzero size */
     _end = .;
  } > BSS_AREA
}