summaryrefslogtreecommitdiffstats
path: root/firmware/target/arm/tms320dm320/uart-dm320.c
blob: 6425b7596039ad188227ca40d81ebce3403825aa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2007 Catalin Patulea <cat@vv.carleton.ca>
 *
 * All files in this archive are subject to the GNU General Public License.
 * See the file COPYING in the source tree root for full license agreement.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#include "config.h"
#include "cpu.h"
#include "system.h"

/* UART 0/1 */

#define CONFIG_UART_BRSR    87
#define MAX_UART_BUFFER     31
unsigned char uart1buffer[MAX_UART_BUFFER];
int uart1read = 0, uart1write = 0, uart1count = 0;

/*
static void do_checksums(char *data, int len, char *xor, char *add)
{
    int i;
    *xor = data[0];
    *add = data[0];
    for(i=1;i<len;i++)
    {
        *xor ^= data[i];
        *add += data[i];
    }
}
*/

void uart_init(void)
{
    // 8-N-1
    IO_UART1_MSR=0x8000;
    IO_UART1_BRSR=CONFIG_UART_BRSR;
    IO_UART1_RFCR = 0x8010; /* Trigger later */
    /* gio 27 is input, uart1 rx
       gio 28 is output, uart1 tx */
    IO_GIO_DIR1 |=  (1<<11); /* gio 27 */
    IO_GIO_DIR1 &= ~(1<<12); /* gio 28 */

    /* init the recieve buffer */
    uart1read = 0;
    uart1write = 0;
    uart1count = 0;
    
    /* Enable the interrupt */
    IO_INTC_EINT0 |= (1<<IRQ_UART1);
}

void uart1_putc(char ch)
{
    /* Wait for room in FIFO */
    while ((IO_UART1_TFCR & 0x3f) >= 0x20);
    
    /* Write character */
    IO_UART1_DTRR=ch;
}

/* Unsigned integer to ASCII hexadecimal conversion */
void uart1_putHex(unsigned int n)
{
    unsigned int i;

    for (i = 8; i != 0; i--) {
        unsigned int digit = n >> 28;
        uart1_putc(digit >= 10 ? digit - 10 + 'A' : digit + '0');
        n <<= 4;
    }
}

void uart1_puts(const char *str)
{
    char ch;
    while ((ch = *str++) != '\0') {
        uart1_putc(ch);
    }
}

void uart1_gets(char *str, unsigned int size)
{
    for (;;) {
        char ch;
        
        /* Wait for FIFO to contain something */
        while ((IO_UART1_RFCR & 0x3f) == 0);
        
        /* Read character */
        ch = (char)IO_UART1_DTRR;

        /* If CR, also echo LF, null-terminate, and return */
        if (ch == '\r') {
            IO_UART1_DTRR='\n';
            if (size) {
                *str++ = '\0';
            }
            return;
        }
        
        /* Append to buffer */
        if (size) {
            *str++ = ch;
            --size;
        }
    }
}

bool uart1_getch(char *c)
{
    if (uart1count > 0)
    {
        if(uart1read>MAX_UART_BUFFER)
            uart1read=0;

        *c = uart1buffer[uart1read++];
        uart1count--;
        return true;
    }
    return false;
}

/* UART1 receive intterupt handler */
void UART1(void)
{
    while (IO_UART1_RFCR & 0x3f)
    {
        if (uart1count > MAX_UART_BUFFER)
            panicf("UART1 buffer overflow");
        else
        {
            if(uart1write>MAX_UART_BUFFER)
                uart1write=0;

            uart1buffer[uart1write++] = IO_UART1_DTRR & 0xff;
            uart1count++;
        }
    }

    IO_INTC_IRQ0 = (1<<IRQ_UART1);
}