summaryrefslogtreecommitdiffstats
path: root/firmware/target/mips/ingenic_jz47xx/kernel-jz4760.c
blob: ab0f1526696d2161bcfcf75fe7cd25298566c96a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2016 by Roman Stolyarov
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

#include "config.h"
#include "system.h"
#include "kernel.h"
#include "cpu.h"

void tick_start(unsigned int interval_in_ms)
{
    unsigned int latch;

    /* 12Mhz / 4 = 3Mhz */
    latch = interval_in_ms*1000 * 3;

    REG_OST_OSTCSR = OSTCSR_PRESCALE4 | OSTCSR_EXT_EN;
    REG_OST_OSTDR = latch;
    REG_OST_OSTCNTL = 0;
    REG_OST_OSTCNTH = 0;

    system_enable_irq(IRQ_TCU0);

    REG_TCU_TMCR = TMCR_OSTMASK; /* unmask match irq */
    REG_TCU_TSCR = TSCR_OST;  /* enable timer clock */
    REG_TCU_TESR = TESR_OST;  /* start counting up */
}

/* Interrupt handler */
void TCU0(void)
{
    REG_TCU_TFCR = TFCR_OSTFLAG; /* ACK timer */
    
    /* Run through the list of tick tasks */
    call_tick_tasks();
}