summaryrefslogtreecommitdiffstats
path: root/firmware/target/mips/ingenic_jz47xx/lcd-jz4740.c
blob: cf676622f14ba4f3680aa63c2ded3513f3e4366a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2008 by Maurus Cuelenaere
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#include <sys/types.h> /* off_t */

#include "config.h"
#include "jz4740.h"
#include "lcd.h"
#include "lcd-target.h"
#include "system.h"
#include "kernel.h"

/*
   Warning: code behaviour is unpredictable when switch_thread() gets called in IRQ mode!
   So don't update the LCD in an interrupt handler!
 */

static volatile bool lcd_is_on = false;
static struct mutex lcd_mtx;
static struct semaphore lcd_wkup;
static int lcd_count = 0;

void lcd_clock_enable(void)
{
    if(++lcd_count == 1)
        __cpm_start_lcd();
}

void lcd_clock_disable(void)
{
    if(--lcd_count == 0)
        __cpm_stop_lcd();
}

/* LCD init */
void lcd_init_device(void)
{
    lcd_init_controller();

    lcd_is_on = true;
    mutex_init(&lcd_mtx);
    semaphore_init(&lcd_wkup, 1, 0);
    system_enable_irq(DMA_IRQ(DMA_LCD_CHANNEL));
}

#ifdef HAVE_LCD_ENABLE
void lcd_enable(bool state)
{
    if(lcd_is_on == state)
        return;

    if(state)
    {
        lcd_on();
        send_event(LCD_EVENT_ACTIVATION, NULL);
    }
    else
        lcd_off();

    lcd_is_on = state;
}
#endif

bool lcd_active(void)
{
    return lcd_is_on;
}

/* Update a fraction of the display. */
void lcd_update_rect(int x, int y, int width, int height)
{
   /* Currently only do updates with full LCD width.
     * DMA can't handle full partial updates and CPU is too slow compared
     * to DMA updates */
    x = 0;
    width = LCD_WIDTH;

    mutex_lock(&lcd_mtx);

    lcd_clock_enable();

    lcd_set_target(x, y, width, height);

    dma_enable();

    REG_DMAC_DCCSR(DMA_LCD_CHANNEL) = DMAC_DCCSR_NDES;
    REG_DMAC_DSAR(DMA_LCD_CHANNEL)  = PHYSADDR((unsigned long)FBADDR(x,y));
    REG_DMAC_DRSR(DMA_LCD_CHANNEL)  = DMAC_DRSR_RS_SLCD;
    REG_DMAC_DTAR(DMA_LCD_CHANNEL)  = PHYSADDR(SLCD_FIFO);
    REG_DMAC_DTCR(DMA_LCD_CHANNEL)  = (width * height) >> 3;

    REG_DMAC_DCMD(DMA_LCD_CHANNEL)  = ( DMAC_DCMD_SAI     | DMAC_DCMD_RDIL_IGN | DMAC_DCMD_SWDH_32
                                      | DMAC_DCMD_DWDH_16 | DMAC_DCMD_DS_16BYTE );

    __dcache_writeback_all(); /* Size of framebuffer is way bigger than cache size.
                                 We need to find a way to make the framebuffer uncached, so this statement can get removed. */

    while(REG_SLCD_STATE & SLCD_STATE_BUSY);
    REG_SLCD_CTRL |= SLCD_CTRL_DMA_EN; /* Enable SLCD DMA support */

    REG_DMAC_DCCSR(DMA_LCD_CHANNEL) |= DMAC_DCCSR_EN; /* Enable DMA channel */
    REG_DMAC_DCMD(DMA_LCD_CHANNEL) |= DMAC_DCMD_TIE; /* Enable DMA interrupt */

    semaphore_wait(&lcd_wkup, TIMEOUT_BLOCK); /* Sleeping in lcd_update() should be safe */

    REG_DMAC_DCCSR(DMA_LCD_CHANNEL) &= ~DMAC_DCCSR_EN; /* Disable DMA channel */
    dma_disable();

    while(REG_SLCD_STATE & SLCD_STATE_BUSY);
    REG_SLCD_CTRL &= ~SLCD_CTRL_DMA_EN; /* Disable SLCD DMA support */

    lcd_clock_disable();

    mutex_unlock(&lcd_mtx);
}

void DMA_CALLBACK(DMA_LCD_CHANNEL)(void)
{
    if (REG_DMAC_DCCSR(DMA_LCD_CHANNEL) & DMAC_DCCSR_HLT)
        REG_DMAC_DCCSR(DMA_LCD_CHANNEL) &= ~DMAC_DCCSR_HLT;

    if (REG_DMAC_DCCSR(DMA_LCD_CHANNEL) & DMAC_DCCSR_AR)
        REG_DMAC_DCCSR(DMA_LCD_CHANNEL) &= ~DMAC_DCCSR_AR;

    if (REG_DMAC_DCCSR(DMA_LCD_CHANNEL) & DMAC_DCCSR_CT)
        REG_DMAC_DCCSR(DMA_LCD_CHANNEL) &= ~DMAC_DCCSR_CT;

    if (REG_DMAC_DCCSR(DMA_LCD_CHANNEL) & DMAC_DCCSR_TT)
        REG_DMAC_DCCSR(DMA_LCD_CHANNEL) &= ~DMAC_DCCSR_TT;

    semaphore_release(&lcd_wkup);
}

/* Update the display.
   This must be called after all other LCD functions that change the display. */
void lcd_update(void)
{
    if(!lcd_is_on)
        return;

    lcd_update_rect(0, 0, LCD_WIDTH, LCD_HEIGHT);
}

/* (Mis)use LCD framebuffer as a temporary buffer */
void lcd_blit_yuv(unsigned char * const src[3],
                  int src_x, int src_y, int stride,
                  int x, int y, int width, int height)
{
    unsigned char const * yuv_src[3];
    register off_t z;

    if(!lcd_is_on)
        return;

    z = stride * src_y;
    yuv_src[0] = src[0] + z + src_x;
    yuv_src[1] = src[1] + (z >> 2) + (src_x >> 1);
    yuv_src[2] = src[2] + (yuv_src[1] - src[1]);

    __dcache_writeback_all();

    __cpm_start_ipu();

    IPU_STOP_IPU();
    IPU_RESET_IPU();
    IPU_CLEAR_END_FLAG();

    IPU_DISABLE_RSIZE();
    IPU_DISABLE_IRQ();

    IPU_SET_INFMT(INFMT_YUV420);
    IPU_SET_OUTFMT(OUTFMT_RGB565);

    IPU_SET_IN_FM(width, height);
    IPU_SET_Y_STRIDE(stride);
    IPU_SET_UV_STRIDE(stride, stride);

    IPU_SET_Y_ADDR(PHYSADDR((unsigned long)yuv_src[0]));
    IPU_SET_U_ADDR(PHYSADDR((unsigned long)yuv_src[1]));
    IPU_SET_V_ADDR(PHYSADDR((unsigned long)yuv_src[2]));
    IPU_SET_OUT_ADDR(PHYSADDR((unsigned long)FBADDR(y,x)));

    IPU_SET_OUT_FM(height, width);
    IPU_SET_OUT_STRIDE(height);

    IPU_SET_CSC_C0_COEF(YUV_CSC_C0);
    IPU_SET_CSC_C1_COEF(YUV_CSC_C1);
    IPU_SET_CSC_C2_COEF(YUV_CSC_C2);
    IPU_SET_CSC_C3_COEF(YUV_CSC_C3);
    IPU_SET_CSC_C4_COEF(YUV_CSC_C4);

    IPU_RUN_IPU();

    while(!(IPU_POLLING_END_FLAG()) && IPU_IS_ENABLED());

    IPU_CLEAR_END_FLAG();
    IPU_STOP_IPU();
    IPU_RESET_IPU();

    __cpm_stop_ipu();

    /* YUV speed is limited by LCD speed */
    lcd_update_rect(y, x, height, width);
}