summaryrefslogtreecommitdiffstats
path: root/firmware/target/mips/ingenic_jz47xx/timer-jz4760.c
blob: 34517965d5f9cf0294c370be8d1581e6019c7200 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2016 by Roman Stolyarov
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

#include "config.h"
#include "cpu.h"
#include "system.h"
#include "timer.h"

#define TIMER_ID 5

/* Interrupt handler */
void TCU1(void)
{
    __tcu_clear_full_match_flag(TIMER_ID);

    if (pfn_timer != NULL)
        pfn_timer();
}

bool timer_set(long cycles, bool start)
{
    unsigned int divider = cycles, prescaler_bit = 0, prescaler = 1, old_irq;

    if(cycles < 1)
        return false;

    if(start && pfn_unregister != NULL)
    {
        pfn_unregister();
        pfn_unregister = NULL;
    }

    /* Increase prescale values starting from 0 to make the cycle count fit */
    while(divider > 65535 && prescaler <= 1024)
    {
        prescaler <<= 2; /* 1, 4, 16, 64, 256, 1024 */
        prescaler_bit++;
        divider = cycles / prescaler;
    }

    old_irq = disable_irq_save();

    __tcu_stop_counter(TIMER_ID);
    if(start)
    {
        __tcu_disable_pwm_output(TIMER_ID);

        __tcu_mask_half_match_irq(TIMER_ID);
        __tcu_unmask_full_match_irq(TIMER_ID);

        /* EXTAL clock = CFG_EXTAL (12Mhz in most targets) */
        __tcu_select_extalclk(TIMER_ID);
    }

    REG_TCU_TCSR(TIMER_ID) = (REG_TCU_TCSR(TIMER_ID) & ~TCSR_PRESCALE_MASK) | (prescaler_bit << TCSR_PRESCALE_LSB);
    REG_TCU_TCNT(TIMER_ID) = 0;
    REG_TCU_TDHR(TIMER_ID) = 0;
    REG_TCU_TDFR(TIMER_ID) = divider;

    __tcu_clear_full_match_flag(TIMER_ID);

    if(start)
    {
        system_enable_irq(IRQ_TCU1);
    }

    restore_irq(old_irq);
    __tcu_start_counter(TIMER_ID);

    return true;
}

bool timer_start(void)
{
    __tcu_start_counter(TIMER_ID);

    return true;
}

void timer_stop(void)
{
    unsigned int old_irq = disable_irq_save();
    __tcu_stop_counter(TIMER_ID);
    restore_irq(old_irq);
}