summaryrefslogtreecommitdiffstats
path: root/firmware/target/mips/mmu-mips.h
blob: b8f5ff0143a73b679d013cab588c6918763b299e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2009 by Maurus Cuelenaere
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

#ifndef __MMU_MIPS_INCLUDE_H
#define __MMU_MIPS_INCLUDE_H

#include "system-target.h"

/* By default the cache management functions go in .icode so they can be
 * called safely eg. by the bootloader or RoLo, which need to flush the
 * cache before jumping to the loaded binary.
 */
#define MIPS_CACHEFUNC_API(ret, name, args) \
    ret name args __attribute__((section( ".icode." #name )))

void map_address(unsigned long virtual, unsigned long physical,
                 unsigned long length, unsigned int cache_flags);
void mmu_init(void);

/* Commits entire DCache */
MIPS_CACHEFUNC_API(void, commit_dcache, (void));
/* Commit and discard entire DCache, will do writeback */
MIPS_CACHEFUNC_API(void, commit_discard_dcache, (void));

/* Write DCache back to RAM for the given range and remove cache lines
 * from DCache afterwards */
MIPS_CACHEFUNC_API(void, commit_discard_dcache_range, (const void *base, unsigned int size));

/* Write DCache back to RAM for the given range */
MIPS_CACHEFUNC_API(void, commit_dcache_range, (const void *base, unsigned int size));

/*
 * Remove cache lines for the given range from DCache
 * will *NOT* do write back except for buffer edges not on a line boundary
 */
MIPS_CACHEFUNC_API(void, discard_dcache_range, (const void *base, unsigned int size));

/* Discards the entire ICache, and commit+discards the entire DCache */
MIPS_CACHEFUNC_API(void, commit_discard_idcache, (void));

#endif /* __MMU_MIPS_INCLUDE_H */