summaryrefslogtreecommitdiffstats
path: root/firmware/target/mips/thread-mips32.c
blob: ba90c8965b3b4c9172908d3872009fe60a23e398 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2008 by Maurus Cuelenaere
 *
 * 32-bit MIPS threading support
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

/*---------------------------------------------------------------------------
 * Start the thread running and terminate it if it returns
 *---------------------------------------------------------------------------
 */

void start_thread(void); /* Provide C access to ASM label */
static void USED_ATTR _start_thread(void)
{
    /* t1 = context */
    asm volatile (
      "start_thread:          \n"
        ".set noreorder       \n"
        ".set noat            \n"
        "lw     $8,    4($9)  \n" /* Fetch thread function pointer ($8 = t0, $9 = t1) */
        "lw     $29,  36($9)  \n" /* Set initial sp(=$29) */
        "jalr   $8            \n" /* Start the thread */
        "sw     $0,   44($9)  \n" /* Clear start address */
        ".set at              \n"
        ".set reorder         \n"
    );
    thread_exit();
}

/* Place context pointer in s0 slot, function pointer in s1 slot, and
 * start_thread pointer in context_start */
#define THREAD_STARTUP_INIT(core, thread, function)            \
    ({ (thread)->context.r[0]  = (uint32_t)&(thread)->context, \
       (thread)->context.r[1]  = (uint32_t)(function),         \
       (thread)->context.start = (uint32_t)start_thread; })

/*---------------------------------------------------------------------------
 * Store non-volatile context.
 *---------------------------------------------------------------------------
 */
static inline void store_context(void* addr)
{
    asm volatile (
        ".set noreorder        \n"
        ".set noat             \n"
        "sw    $16,  0(%0)     \n" /* s0 */
        "sw    $17,  4(%0)     \n" /* s1 */
        "sw    $18,  8(%0)     \n" /* s2 */
        "sw    $19, 12(%0)     \n" /* s3 */
        "sw    $20, 16(%0)     \n" /* s4 */
        "sw    $21, 20(%0)     \n" /* s5 */
        "sw    $22, 24(%0)     \n" /* s6 */
        "sw    $23, 28(%0)     \n" /* s7 */
        "sw    $30, 32(%0)     \n" /* fp */
        "sw    $29, 36(%0)     \n" /* sp */
        "sw    $31, 40(%0)     \n" /* ra */
        ".set at               \n"
        ".set reorder          \n"
        : : "r" (addr)
    );
}

/*---------------------------------------------------------------------------
 * Load non-volatile context.
 *---------------------------------------------------------------------------
 */
static inline void load_context(const void* addr)
{
    asm volatile (
        ".set noat             \n"
        ".set noreorder        \n"
        "lw    $8, 44(%0)      \n" /* Get start address ($8 = t0) */
        "beqz  $8, running     \n" /* NULL -> already running */
        "nop                   \n"
        "jr    $8              \n"
        "move  $9, %0          \n" /* t1 = context */
    "running:                  \n"
        "lw    $16,  0(%0)     \n" /* s0 */
        "lw    $17,  4(%0)     \n" /* s1 */
        "lw    $18,  8(%0)     \n" /* s2 */
        "lw    $19, 12(%0)     \n" /* s3 */
        "lw    $20, 16(%0)     \n" /* s4 */
        "lw    $21, 20(%0)     \n" /* s5 */
        "lw    $22, 24(%0)     \n" /* s6 */
        "lw    $23, 28(%0)     \n" /* s7 */
        "lw    $30, 32(%0)     \n" /* fp */
        "lw    $29, 36(%0)     \n" /* sp */
        "lw    $31, 40(%0)     \n" /* ra */
        ".set at               \n"
        ".set reorder          \n"
        : : "r" (addr) : "t0", "t1"
    );
}

/*---------------------------------------------------------------------------
 * Put core in a power-saving state.
 *---------------------------------------------------------------------------
 */
static inline void core_sleep(void)
{
#if CONFIG_CPU == JZ4732
    __cpm_idle_mode();
#endif
    asm volatile(".set   mips32r2           \n"
                 "mfc0   $8, $12            \n" /* mfc t0, $12 */
                 "move   $9, $8             \n" /* move t1, t0 */
                 "la     $10, 0x8000000     \n" /* la t2, 0x8000000 */
                 "or     $8, $8, $10        \n" /* Enable reduced power mode */
                 "mtc0   $8, $12            \n" /* mtc t0, $12 */
                 "wait                      \n"
                 "mtc0   $9, $12            \n" /* mtc t1, $12 */
                 ".set   mips0              \n"
                 ::: "t0", "t1", "t2"
                 );
    enable_irq();
}