summaryrefslogtreecommitdiffstats
path: root/utils/hwstub/stub/atj213x/usb_drv_atj213x.c
blob: fa545a767ca5975c13c36f2e46ebaa80681005a2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 *
 * Copyright (C) 2014 by Marcin Bukat
                         Amaury Pouly
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

#include "usb_drv.h"
#include "config.h"
#include "memory.h"
#include "target.h"
#include "atj213x.h"

#define USB_FULL_SPEED 0
#define USB_HIGH_SPEED 1

volatile bool setup_data_valid = false;
volatile int udc_speed = USB_FULL_SPEED;

struct endpoint_t
{
    void *buf;
    int length;
    bool zlp;
    bool finished;
};

static volatile struct endpoint_t ep0in;
static volatile struct endpoint_t ep0out;

static void usb_copy_from(void *ptr, volatile void *reg, size_t sz)
{
    uint32_t *p = ptr;
    volatile uint32_t *rp = reg;
    /* do not overflow the destination buffer ! */
    while(sz >= 4)
    {
        *p++ = *rp++;
        sz -= 4;
    }

    if(sz == 0)
        return;

    /* reminder */
    uint32_t cache = *rp;
    uint8_t *p8 = (void *)p;
    while(sz-- > 0)
    {
        *p8++ = cache;
        cache >>= 8;
    }
}

static void usb_copy_to(volatile void *reg, void *ptr, size_t sz)
{
    uint32_t *p = ptr;
    volatile uint32_t *rp = reg;
    sz = (sz + 3) / 4;
    /* read may overflow the source buffer but
     * it will not overwrite anything
     */
    while(sz-- > 0)
        *rp++ = *p++;
}

static void reset_all_fifos(void)
{
    /* reset all ep fifos */

    /* IN fifos */
    OTG_ENDPRST = 0x10;
    OTG_ENDPRST = 0x70;

    /* OUT fifos */
    OTG_ENDPRST = 0x00;
    OTG_ENDPRST = 0x60;
}

static void cancel_all_transfers(void)
{
    ep0out.buf = NULL;
    ep0out.length = 0;
    ep0out.zlp = false;
    ep0out.finished =  true;

    ep0in.buf = NULL;
    ep0in.length = 0;
    ep0in.zlp = false;
    ep0in.finished = true;
}

void usb_drv_init(void)
{
    /* soft disconnect */
    OTG_USBCS |= 0x40;

    cancel_all_transfers();
    reset_all_fifos();

    /* clear all pending interrupts */
    OTG_USBIRQ = 0xff;
    OTG_OTGIRQ = 0xff;
    OTG_IN04IRQ = 0xff;
    OTG_OUT04IRQ = 0xff;

    /* bit6 - USB wakeup
     * bit4 - connect/disconnect
     *
     * with 0x40 here there is irq storm
     */
    OTG_USBEIRQ = 0x50;

    /* HS, Reset, Setup_data */
    OTG_USBIEN = (1<<5) | (1<<4) | (1<<0);

    /* No OTG interrupts ? */
    OTG_OTGIEN = 0;

    /* enable interrupts from ep0 */
    OTG_IN04IEN = 1;
    OTG_OUT04IEN = 1;

    /* unmask UDC interrupt in interrupt controller */
    INTC_MSK = (1<<4);

    target_mdelay(100);

    /* soft connect */
    OTG_USBCS &= ~0x40;
}

int usb_drv_recv_setup(struct usb_ctrlrequest *req)
{
    while (!setup_data_valid)
        ;

    usb_copy_from(req, &OTG_SETUPDAT, sizeof(struct usb_ctrlrequest));
    setup_data_valid = false;

    return 0;
}

int usb_drv_port_speed(void)
{
    return (int)udc_speed;
}

/* Set the address (usually it's in a register).
 * There is a problem here: some controller want the address to be set between
 * control out and ack and some want to wait for the end of the transaction.
 * In the first case, you need to write some code special code when getting
 * setup packets and ignore this function (have a look at other drives)
 */
void usb_drv_set_address(int address)
{
    (void)address;
    /* UDC sets this automaticaly */
}

static void ep0_write(void)
{
    int xfer_size = MIN(ep0in.length, 64);

    /* copy data to UDC buffer */
    usb_copy_to(&OTG_EP0INDAT, ep0in.buf, xfer_size);
    ep0in.buf += xfer_size;
    ep0in.length -= xfer_size;

    /* this marks data as ready to send */
    OTG_IN0BC = xfer_size;
}

int usb_drv_send(int endpoint, void *ptr, int length)
{
    (void)endpoint;

    if (length)
    {
        ep0in.length = length;
        ep0in.buf = ptr;
        ep0in.zlp = (length % 64 == 0) ? true : false;
        ep0in.finished = false;

        ep0_write();

        while(!ep0in.finished)
            ;
    }
    else
    {
        /* clear NAK bit to ACK host */
        OTG_EP0CS = 2;
    }

    return 0;
}

static int ep0_read(void)
{
    int xfer_size = OTG_OUT0BC;
    usb_copy_from(ep0out.buf, &OTG_EP0OUTDAT, xfer_size);
    ep0out.buf += xfer_size;
    ep0out.length -= xfer_size;

    return xfer_size;
}

int usb_drv_recv(int endpoint, void* ptr, int length)
{
   (void)endpoint;

   ep0out.length = length;

   if (length > 0)
   {
       ep0out.buf = ptr;
       ep0out.finished = false;

       /* Arm receiving buffer by writing
        * any value to OUT0BC. This sets
        * OUT_BUSY bit in EP0CS until the data
        * are correctly received and ACK'd
        */
       OTG_OUT0BC = 0;

       while (!ep0out.finished)
           ;
   }
   else
   {
       /* clear NAK bit to ACK host */
       OTG_EP0CS = 2;
   }

   return (length - ep0out.length);
}

void usb_drv_stall(int endpoint, bool stall, bool in)
{
    (void)endpoint;
    (void)in;

    /* only EP0 in hwstub */
    if (stall)
        OTG_EP0CS |= 1;
    else
        OTG_EP0CS &= ~1;
}

void usb_drv_exit(void)
{
}

void INT_UDC(void)
{
    /* get possible sources */
    unsigned int usbirq = OTG_USBIRQ;
    unsigned int otgirq = OTG_OTGIRQ;
    unsigned int epinirq = OTG_IN04IRQ;
    unsigned int epoutirq = OTG_OUT04IRQ;

    /* HS, Reset, Setup */
    if (usbirq)
    {

        if (usbirq & (1<<5)) /* HS irq */
        {
            udc_speed = USB_HIGH_SPEED;
        }
        else if (usbirq & (1<<4)) /* Reset irq */
        {
            cancel_all_transfers();
            reset_all_fifos();

            /* clear all pending EP irqs */
            OTG_OUT04IRQ = 0xff;
            OTG_IN04IRQ = 0xff;

            udc_speed = USB_FULL_SPEED;
            setup_data_valid = false;
        }
        else if (usbirq & (1<<0)) /* Setup data valid */
        {
            setup_data_valid = true;
        }

        /* clear irq flags */
        OTG_USBIRQ = usbirq;
    }

    if (epoutirq)
    {
        if (ep0_read() == 64)
        {
            /* rearm receive buffer */ 
            OTG_OUT0BC = 0;
        }
        else
        {
            /* short packet means end of transfer */   
            ep0out.finished = true;
        }

        /* ack interrupt */
        OTG_OUT04IRQ = epoutirq;
    }

    if (epinirq)
    {
        if (ep0in.length)
        {
            ep0_write();
        }
        else
        {
            if (ep0in.zlp)
            {
                /* clear NAK bit to ACK hosts ZLP */
                OTG_EP0CS = 2;
            }

            ep0in.finished = true;
        }

        /* ack interrupt */
        OTG_IN04IRQ = epinirq;
    }

    if (otgirq)
    {
        OTG_OTGIRQ = otgirq;
    }

    OTG_USBEIRQ = 0x50;
}