summaryrefslogtreecommitdiffstats
path: root/utils/regtools/desc/regs-vsoc2000.xml
blob: bcd6d08d3883d51739e9765b777038dc0361eea5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
<?xml version="1.0"?>
<soc version="2">
    <name>vsoc2000</name>
    <title>Virtual SOC 2000</title>
    <desc>Virtual SoC 2000 is a nice chip. Its quad-core architecture with trustzone makes it super powerful.</desc>
    <author>Amaury Pouly</author>
    <isa>ARM</isa>
    <version>0.5</version>
    <node>
        <name>int</name>
        <title>Interrupt Collector</title>
        <desc>The interrupt collector controls the routing of the interrupts to the processors. It has 32 interrupts sources, which can be routed as FIQ or IRQ to the either processor.</desc>
        <instance>
            <name>ICOLL</name>
            <title>Interrupt collector</title>
            <address>0x80000000</address>
        </instance>
        <node>
            <name>ctrl</name>
            <title>Control register</title>
            <instance>
                <name>CTRL</name>
                <address>0x0</address>
            </instance>
            <register>
                <width>8</width>
                <field>
                    <name>CLKGATE</name>
                    <desc>Clock gating control. This bit can be protected by TZ lock.</desc>
                    <position>7</position>
                </field>
                <field>
                    <name>SFTRST</name>
                    <desc>Soft reset, the bit will automatically reset to 0 when reset is completed. This bit can be protected by TZ lock.</desc>
                    <position>6</position>
                </field>
                <field>
                    <name>TZ_LOCK</name>
                    <desc>Trust Zone lock</desc>
                    <position>5</position>
                    <enum>
                        <name>UNLOCKED</name>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>LOCKED</name>
                        <desc>When the interrupt collector is locked, only a secured processor can modify protected fields.</desc>
                        <value>0x1</value>
                    </enum>
                </field>
                <variant>
                    <type>set</type>
                    <offset>4</offset>
                </variant>
                <variant>
                    <type>clr</type>
                    <offset>8</offset>
                </variant>
            </register>
        </node>
        <node>
            <name>status</name>
            <title>Interrupt status register</title>
            <instance>
                <name>STATUS</name>
                <address>0x10</address>
            </instance>
            <register>
                <field>
                    <name>STATUS</name>
                    <desc>Bit is set to 1 is the interrupt is pending, write a 1 to the clear variant to clear it. Secured interrupts can only be cleared or polled by secured processors (non-secure will always read 0 for those).</desc>
                    <position>0</position>
                    <width>32</width>
                </field>
                <variant>
                    <type>clr</type>
                    <offset>8</offset>
                </variant>
            </register>
        </node>
        <node>
            <name>enable</name>
            <title>Interrupt enable register</title>
            <instance>
                <name>ENABLE</name>
                <range>
                    <first>0</first>
                    <count>32</count>
                    <base>0x20</base>
                    <stride>0x10</stride>
                </range>
            </instance>
            <register>
                <width>16</width>
                <desc>This register controls the routing of the interrupt</desc>
                <field>
                    <name>CPU3_PRIO</name>
                    <desc>Interrupt priority</desc>
                    <position>14</position>
                    <width>2</width>
                    <enum>
                        <name>MASKED</name>
                        <desc>Interrupt is masked</desc>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>LOW</name>
                        <value>0x1</value>
                    </enum>
                    <enum>
                        <name>HIGH</name>
                        <value>0x2</value>
                    </enum>
                    <enum>
                        <name>NMI</name>
                        <desc>Interrupt is non maskable</desc>
                        <value>0x3</value>
                    </enum>
                </field>
                <field>
                    <name>CPU3_TYPE</name>
                    <desc>Interrupt type</desc>
                    <position>13</position>
                    <enum>
                        <name>IRQ</name>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>FIQ</name>
                        <value>0x1</value>
                    </enum>
                </field>
                <field>
                    <name>CPU3_TZ</name>
                    <desc>Trust Zone interrupt: when set, only a secured processor can modify the parameters for secured interrupts.</desc>
                    <position>12</position>
                </field>
                <field>
                    <name>CPU2_PRIO</name>
                    <position>10</position>
                    <width>2</width>
                    <enum>
                        <name>MASKED</name>
                        <desc>Interrupt is masked</desc>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>LOW</name>
                        <value>0x1</value>
                    </enum>
                    <enum>
                        <name>HIGH</name>
                        <value>0x2</value>
                    </enum>
                    <enum>
                        <name>NMI</name>
                        <desc>Interrupt is non maskable</desc>
                        <value>0x3</value>
                    </enum>
                </field>
                <field>
                    <name>CPU2_TYPE</name>
                    <desc>Interrupt type</desc>
                    <position>9</position>
                    <enum>
                        <name>IRQ</name>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>FIQ</name>
                        <value>0x1</value>
                    </enum>
                </field>
                <field>
                    <name>CPU2_TZ</name>
                    <desc>Trust Zone interrupt: when set, only a secured processor can modify the parameters for secured interrupts.</desc>
                    <position>8</position>
                </field>
                <field>
                    <name>CPU1_PRIO</name>
                    <desc>Interrupt priority</desc>
                    <position>6</position>
                    <width>2</width>
                    <enum>
                        <name>MASKED</name>
                        <desc>Interrupt is masked</desc>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>LOW</name>
                        <value>0x1</value>
                    </enum>
                    <enum>
                        <name>HIGH</name>
                        <value>0x2</value>
                    </enum>
                    <enum>
                        <name>NMI</name>
                        <desc>Interrupt is non maskable</desc>
                        <value>0x3</value>
                    </enum>
                </field>
                <field>
                    <name>CPU1_TYPE</name>
                    <desc>Interrupt type</desc>
                    <position>5</position>
                    <enum>
                        <name>IRQ</name>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>FIQ</name>
                        <value>0x1</value>
                    </enum>
                </field>
                <field>
                    <name>CPU1_TZ</name>
                    <desc>Trust Zone interrupt: when set, only a secured processor can modify the parameters for secured interrupts.</desc>
                    <position>4</position>
                </field>
                <field>
                    <name>CPU0_PRIO</name>
                    <desc>Interrupt priority</desc>
                    <position>2</position>
                    <width>2</width>
                    <enum>
                        <name>MASKED</name>
                        <desc>Interrupt will never be sent to the CPU</desc>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>LOW</name>
                        <value>0x1</value>
                    </enum>
                    <enum>
                        <name>HIGH</name>
                        <value>0x2</value>
                    </enum>
                    <enum>
                        <name>NMI</name>
                        <desc>Interrupt is non maskable</desc>
                        <value>0x3</value>
                    </enum>
                </field>
                <field>
                    <name>CPU0_TYPE</name>
                    <desc>Interrupt type</desc>
                    <position>1</position>
                    <enum>
                        <name>IRQ</name>
                        <value>0x0</value>
                    </enum>
                    <enum>
                        <name>FIQ</name>
                        <value>0x1</value>
                    </enum>
                </field>
                <field>
                    <name>CPU0_TZ</name>
                    <desc>Trust Zone interrupt: when set, only a secured processor can modify the parameters for secured interrupts.</desc>
                    <position>0</position>
                </field>
                <variant>
                    <type>set</type>
                    <offset>4</offset>
                </variant>
                <variant>
                    <type>clr</type>
                    <offset>8</offset>
                </variant>
            </register>
        </node>
    </node>
    <node>
        <name>gpio</name>
        <title>GPIO controller</title>
        <desc>A GPIO controller manages several ports.</desc>
        <instance>
            <name>CPU_GPIO</name>
            <title>CPU GPIO controllers 1 through 7</title>
            <range>
                <first>1</first>
                <count>8</count>
                <formula variable="n">0x80001000+(n-1)*0x1000</formula>
            </range>
        </instance>
        <node>
            <name>port</name>
            <title>GPIO port</title>
            <instance>
                <name>PORT</name>
                <range>
                    <first>0</first>
                    <count>2</count>
                    <base>0x0</base>
                    <stride>0x100</stride>
                </range>
            </instance>
            <node>
                <name>input</name>
                <title>Input register</title>
                <instance>
                    <name>IN</name>
                    <address>0x0</address>
                </instance>
                <register>
                    <width>8</width>
                    <field>
                        <name>VALUE</name>
                        <position>0</position>
                        <width>8</width>
                    </field>
                </register>
            </node>
            <node>
                <name>output_enable</name>
                <title>Output enable register</title>
                <instance>
                    <name>OE</name>
                    <address>0x10</address>
                </instance>
                <register>
                    <width>8</width>
                    <field>
                        <name>ENABLE</name>
                        <position>0</position>
                        <width>8</width>
                    </field>
                    <variant>
                        <type>set</type>
                        <offset>4</offset>
                    </variant>
                    <variant>
                        <type>clr</type>
                        <offset>8</offset>
                    </variant>
                    <variant>
                        <type>mask</type>
                        <offset>12</offset>
                    </variant>
                </register>
            </node>
        </node>
    </node>
    <node>
        <name>tz</name>
        <title>Trust Zone</title>
        <instance>
            <name>TZ</name>
            <address>0xa0000000</address>
        </instance>
        <node>
            <name>ctrl</name>
            <title>Control Register</title>
            <instance>
                <name>CTRL</name>
                <address>0x0</address>
            </instance>
            <register>
                <width>8</width>
                <field>
                    <name>SCRATCH</name>
                    <desc>TZ protected scratch value</desc>
                    <position>4</position>
                    <width>4</width>
                </field>
                <field>
                    <name>DISABLE</name>
                    <desc>One bit per CPU: set to 1 to prevent the processor from being able to enter TZ mode. Can only be set by a secured processor. By default all processors can enter TZ mode.</desc>
                    <position>0</position>
                    <width>4</width>
                </field>
            </register>
        </node>
        <node>
            <name>debug</name>
            <title>Debug register</title>
            <instance>
                <name>DEBUG</name>
                <title>Debug register</title>
                <desc>Don't touch it!</desc>
                <range>
                    <first>42</first>
                    <address>0x50</address>
                    <address>0x60</address>
                    <address>0x90</address>
                    <address>0x110</address>
                    <address>0x130</address>
                </range>
            </instance>
            <register>
                <width>8</width>
            </register>
        </node>
    </node>
</soc>